Real-time Neural Networks Implementation Proposal for Microcontrollers
- URL: http://arxiv.org/abs/2006.05344v1
- Date: Mon, 8 Jun 2020 03:51:14 GMT
- Title: Real-time Neural Networks Implementation Proposal for Microcontrollers
- Authors: Caio J. B. V. Guimar\~aes and Marcelo A. C. Fernandes
- Abstract summary: This paper aims to show an implementation strategy of a Multilayer Perceptron (MLP) type neural network, in a low-cost, low-power platform.
A modular matrix-based microcontroller with the full classification process was implemented, and also the backpropagation training in the microcontroller.
The testing and validation were performed through Hardware in the Loop (HIL) of the Mean Squared Error (MSE) of the training process, classification result, and the processing time of each implementation module.
- Score: 0.0
- License: http://creativecommons.org/licenses/by/4.0/
- Abstract: The adoption of intelligent systems with Artificial Neural Networks (ANNs)
embedded in hardware for real-time applications currently faces a growing
demand in fields like the Internet of Things (IoT) and Machine to Machine
(M2M). However, the application of ANNs in this type of system poses a
significant challenge due to the high computational power required to process
its basic operations. This paper aims to show an implementation strategy of a
Multilayer Perceptron (MLP) type neural network, in a microcontroller (a
low-cost, low-power platform). A modular matrix-based MLP with the full
classification process was implemented, and also the backpropagation training
in the microcontroller. The testing and validation were performed through
Hardware in the Loop (HIL) of the Mean Squared Error (MSE) of the training
process, classification result, and the processing time of each implementation
module. The results revealed a linear relationship between the values of the
hyperparameters and the processing time required for classification, also the
processing time concurs with the required time for many applications on the
fields mentioned above. These findings show that this implementation strategy
and this platform can be applied successfully on real-time applications that
require the capabilities of ANNs.
Related papers
- ETLP: Event-based Three-factor Local Plasticity for online learning with
neuromorphic hardware [105.54048699217668]
We show a competitive performance in accuracy with a clear advantage in the computational complexity for Event-Based Three-factor Local Plasticity (ETLP)
We also show that when using local plasticity, threshold adaptation in spiking neurons and a recurrent topology are necessary to learntemporal patterns with a rich temporal structure.
arXiv Detail & Related papers (2023-01-19T19:45:42Z) - Intelligence Processing Units Accelerate Neuromorphic Learning [52.952192990802345]
Spiking neural networks (SNNs) have achieved orders of magnitude improvement in terms of energy consumption and latency.
We present an IPU-optimized release of our custom SNN Python package, snnTorch.
arXiv Detail & Related papers (2022-11-19T15:44:08Z) - Fluid Batching: Exit-Aware Preemptive Serving of Early-Exit Neural
Networks on Edge NPUs [74.83613252825754]
"smart ecosystems" are being formed where sensing happens concurrently rather than standalone.
This is shifting the on-device inference paradigm towards deploying neural processing units (NPUs) at the edge.
We propose a novel early-exit scheduling that allows preemption at run time to account for the dynamicity introduced by the arrival and exiting processes.
arXiv Detail & Related papers (2022-09-27T15:04:01Z) - Braille Letter Reading: A Benchmark for Spatio-Temporal Pattern
Recognition on Neuromorphic Hardware [50.380319968947035]
Recent deep learning approaches have reached accuracy in such tasks, but their implementation on conventional embedded solutions is still computationally very and energy expensive.
We propose a new benchmark for computing tactile pattern recognition at the edge through letters reading.
We trained and compared feed-forward and recurrent spiking neural networks (SNNs) offline using back-propagation through time with surrogate gradients, then we deployed them on the Intel Loihimorphic chip for efficient inference.
Our results show that the LSTM outperforms the recurrent SNN in terms of accuracy by 14%. However, the recurrent SNN on Loihi is 237 times more energy
arXiv Detail & Related papers (2022-05-30T14:30:45Z) - Real-time Neural-MPC: Deep Learning Model Predictive Control for
Quadrotors and Agile Robotic Platforms [59.03426963238452]
We present Real-time Neural MPC, a framework to efficiently integrate large, complex neural network architectures as dynamics models within a model-predictive control pipeline.
We show the feasibility of our framework on real-world problems by reducing the positional tracking error by up to 82% when compared to state-of-the-art MPC approaches without neural network dynamics.
arXiv Detail & Related papers (2022-03-15T09:38:15Z) - SOLIS -- The MLOps journey from data acquisition to actionable insights [62.997667081978825]
In this paper we present a unified deployment pipeline and freedom-to-operate approach that supports all requirements while using basic cross-platform tensor framework and script language engines.
This approach however does not supply the needed procedures and pipelines for the actual deployment of machine learning capabilities in real production grade systems.
arXiv Detail & Related papers (2021-12-22T14:45:37Z) - ATCN: Resource-Efficient Processing of Time Series on Edge [3.883460584034766]
This paper presents a scalable deep learning model called Agile Temporal Convolutional Network (ATCN) for high-accurate fast classification and time series prediction.
ATCN is primarily designed for embedded edge devices with very limited performance and memory, such as wearable biomedical devices and real-time reliability monitoring systems.
arXiv Detail & Related papers (2020-11-10T17:26:49Z) - MicroNets: Neural Network Architectures for Deploying TinyML
Applications on Commodity Microcontrollers [18.662026553041937]
Machine learning on resource constrained microcontrollers (MCUs) promises to drastically expand the application space of the Internet of Things (IoT)
TinyML presents severe technical challenges, as deep neural network inference demands a large compute and memory budget.
neural architecture search (NAS) promises to help design accurate ML models that meet the tight MCU memory, latency and energy constraints.
arXiv Detail & Related papers (2020-10-21T19:39:39Z) - Machine Learning in the Internet of Things for Industry 4.0 [0.0]
We show that organization of such systems depends on the entire processing stack, from the hardware layer all the way to the software layer, as well as on the required response times of the IoT system.
We propose a flow processing stack for such systems along with the organizational machine learning architectural patterns that enable the possibility to spread the learning and inferencing on the edge and the cloud.
arXiv Detail & Related papers (2020-05-22T12:43:15Z) - Accelerating complex control schemes on a heterogeneous MPSoC platform
for quantum computing [1.1744028458220428]
Control and readout of superconducting quantum bits (qubits) require microwave pulses with gigahertz frequencies and nanosecond precision.
To generate and analyze these microwave pulses, we developed a versatile FPGA-based electronics platform.
We present the architecture of the Taskrunner framework as well as timing benchmarks and discuss applications in the field of quantum computing.
arXiv Detail & Related papers (2020-04-16T16:48:28Z)
This list is automatically generated from the titles and abstracts of the papers in this site.
This site does not guarantee the quality of this site (including all information) and is not responsible for any consequences.