EVHA: Explainable Vision System for Hardware Testing and Assurance -- An
Overview
- URL: http://arxiv.org/abs/2207.09627v1
- Date: Wed, 20 Jul 2022 02:58:46 GMT
- Title: EVHA: Explainable Vision System for Hardware Testing and Assurance -- An
Overview
- Authors: Md Mahfuz Al Hasan, Mohammad Tahsin Mostafiz, Thomas An Le, Jake
Julia, Nidish Vashistha, Shayan Taheri, and Navid Asadizanjani
- Abstract summary: We propose Explainable Vision System for Hardware Testing and Assurance (EVHA) in this work.
EVHA can detect the smallest possible change to a design in a low-cost, accurate, and fast manner.
This article provides an overview on the design, development, implementation, and analysis of our defense system.
- Score: 0.0
- License: http://arxiv.org/licenses/nonexclusive-distrib/1.0/
- Abstract: Due to the ever-growing demands for electronic chips in different sectors the
semiconductor companies have been mandated to offshore their manufacturing
processes. This unwanted matter has made security and trustworthiness of their
fabricated chips concerning and caused creation of hardware attacks. In this
condition, different entities in the semiconductor supply chain can act
maliciously and execute an attack on the design computing layers, from devices
to systems. Our attack is a hardware Trojan that is inserted during mask
generation/fabrication in an untrusted foundry. The Trojan leaves a footprint
in the fabricated through addition, deletion, or change of design cells. In
order to tackle this problem, we propose Explainable Vision System for Hardware
Testing and Assurance (EVHA) in this work that can detect the smallest possible
change to a design in a low-cost, accurate, and fast manner. The inputs to this
system are Scanning Electron Microscopy (SEM) images acquired from the
Integrated Circuits (ICs) under examination. The system output is determination
of IC status in terms of having any defect and/or hardware Trojan through
addition, deletion, or change in the design cells at the cell-level. This
article provides an overview on the design, development, implementation, and
analysis of our defense system.
Related papers
- Propelling Innovation to Defeat Data-Leakage Hardware Trojans: From Theory to Practice [0.0]
Many companies have gone fabless and rely on external fabrication facilities to produce chips due to increasing cost of semiconductor manufacturing.
Some may inject hardware Trojans and jeopardize the security of the system.
One common objective of hardware Trojans is to establish a side channel for data leakage.
arXiv Detail & Related papers (2024-09-30T16:51:30Z) - The Impact of SBOM Generators on Vulnerability Assessment in Python: A Comparison and a Novel Approach [56.4040698609393]
Software Bill of Materials (SBOM) has been promoted as a tool to increase transparency and verifiability in software composition.
Current SBOM generation tools often suffer from inaccuracies in identifying components and dependencies.
We propose PIP-sbom, a novel pip-inspired solution that addresses their shortcomings.
arXiv Detail & Related papers (2024-09-10T10:12:37Z) - OffRAMPS: An FPGA-based Intermediary for Analysis and Modification of Additive Manufacturing Control Systems [21.84830062424073]
Cybersecurity threats in Additive Manufacturing (AM) are an increasing concern.
AM is now being used for parts in the aerospace, transportation, and medical domains.
"OFFRAMPS" platform is based on the open-source 3D printer control board "RAMPS"
arXiv Detail & Related papers (2024-04-23T18:39:50Z) - Stop Stealing My Data: Sanitizing Stego Channels in 3D Printing Design Files [56.96539046813698]
steganographic channels can allow additional data to be embedded within the STL files without changing the printed model.
This paper addresses this security threat by designing and evaluating a emphsanitizer that erases hidden content where steganographic channels might exist.
arXiv Detail & Related papers (2024-04-07T23:28:35Z) - HOACS: Homomorphic Obfuscation Assisted Concealing of Secrets to Thwart Trojan Attacks in COTS Processor [0.6874745415692134]
We propose a software-oriented countermeasure to ensure the confidentiality of secret assets against hardware Trojans.
The proposed solution does not require any supply chain entity to be trusted and does not require analysis or modification of the IC design.
We have implemented the proposed solution to protect the secret key within the Advanced Encryption Standard (AES) program and presented a detailed security analysis.
arXiv Detail & Related papers (2024-02-15T04:33:30Z) - DVQI: A Multi-task, Hardware-integrated Artificial Intelligence System
for Automated Visual Inspection in Electronics Manufacturing [57.33324493991657]
We present the DarwinAI Visual Quality Inspection (DVQI) system for the automated inspection of printed circuit board assembly defects.
The DVQI system enables multi-task inspection via minimal programming and setup for manufacturing engineers.
We also present a case study of the deployed DVQI system's performance and impact for a top electronics manufacturer.
arXiv Detail & Related papers (2023-12-14T18:56:54Z) - Design for Assurance: Employing Functional Verification Tools for Thwarting Hardware Trojan Threat in 3PIPs [13.216074408064117]
Third-party intellectual property cores are essential building blocks of modern system-on-chip and integrated circuit designs.
These design components usually come from vendors of different trust levels and may contain undocumented design functionality.
We develop a method for identifying and preventing hardware Trojans, employing functional verification tools and languages familiar to hardware designers.
arXiv Detail & Related papers (2023-11-21T03:32:07Z) - Evil from Within: Machine Learning Backdoors through Hardware Trojans [72.99519529521919]
Backdoors pose a serious threat to machine learning, as they can compromise the integrity of security-critical systems, such as self-driving cars.
We introduce a backdoor attack that completely resides within a common hardware accelerator for machine learning.
We demonstrate the practical feasibility of our attack by implanting our hardware trojan into the Xilinx Vitis AI DPU.
arXiv Detail & Related papers (2023-04-17T16:24:48Z) - SolderNet: Towards Trustworthy Visual Inspection of Solder Joints in
Electronics Manufacturing Using Explainable Artificial Intelligence [70.60433013657693]
In electronics manufacturing, solder joint defects are a common problem affecting a variety of printed circuit board components.
To identify and correct solder joint defects, the solder joints on a circuit board are typically inspected manually by trained human inspectors.
In this work we describe an explainable deep learning-based visual quality inspection system tailored for visual inspection of solder joints.
arXiv Detail & Related papers (2022-11-18T15:02:59Z) - Security Closure of IC Layouts Against Hardware Trojans [18.509106432984094]
We propose a multiplexer-based logic-locking scheme that is (i) devised for layout-level Trojan prevention, (ii) resilient against state-of-the-art, oracle-less machine learning attacks, and (iii) fully integrated into a tailored, yet generic, commercial-grade design flow.
We show that ours can render layouts resilient, with reasonable overheads, against Trojan insertion in general and also against second-order attacks (i.e., adversaries seeking to bypass the locking defense in an oracle-less setting)
arXiv Detail & Related papers (2022-11-15T09:17:49Z) - Dos and Don'ts of Machine Learning in Computer Security [74.1816306998445]
Despite great potential, machine learning in security is prone to subtle pitfalls that undermine its performance.
We identify common pitfalls in the design, implementation, and evaluation of learning-based security systems.
We propose actionable recommendations to support researchers in avoiding or mitigating the pitfalls where possible.
arXiv Detail & Related papers (2020-10-19T13:09:31Z)
This list is automatically generated from the titles and abstracts of the papers in this site.
This site does not guarantee the quality of this site (including all information) and is not responsible for any consequences.