Domain-specific Hardware Acceleration for Model Predictive Path Integral Control

• URL: http://arxiv.org/abs/2601.12089v1
• Date: Sat, 17 Jan 2026 15:44:52 GMT
• Title: Domain-specific Hardware Acceleration for Model Predictive Path Integral Control
• Abstract summary: We present a hardware accelerator for Model Predictive Control (MPC) and Model Predictive Path Integral (MPPI) control.<n>Results show that the MPPI custom accelerator allows more accurate trajectories than GPU-based MPPI implementations.
• Score: 4.032815486635335
• License: http://creativecommons.org/licenses/by-nc-sa/4.0/
• Abstract: Accurately controlling a robotic system in real time is a challenging problem. To address this, the robotics community has adopted various algorithms, such as Model Predictive Control (MPC) and Model Predictive Path Integral (MPPI) control. The first is difficult to implement on non-linear systems such as unmanned aerial vehicles, whilst the second requires a heavy computational load. GPUs have been successfully used to accelerate MPPI implementations; however, their power consumption is often excessive for autonomous or unmanned targets, especially when battery-powered. On the other hand, custom designs, often implemented on FPGAs, have been proposed to accelerate robotic algorithms while consuming considerably less energy than their GPU (or CPU) implementation. However, no MPPI custom accelerator has been proposed so far. In this work, we present a hardware accelerator for MPPI control and simulate its execution. Results show that the MPPI custom accelerator allows more accurate trajectories than GPU-based MPPI implementations.

Related papers

• AccelMPC: High-Rate, Low-Power FPGA-Accelerated Model Predictive Control for Tiny Drones [8.687394126824639]
  AccelMPC is an end-to-end co-design approach that jointly optimize the solver algorithm, numerical representation, hardware mapping, and physical integration.<n> Hardware experiments demonstrate 1 kHz onboard constrained MPC with dynamic obstacles, up to 15.6x faster solve times and 195.4x improvement in energy-delay product over state-of-the-art embedded microcontroller-based solvers.<n>We release our PCB design files, firmware, and FPGA solver code open source.
  arXiv  Detail & Related papers  (2026-09-08T19:27:13Z)
• Just in time Informed Trees: Manipulability-Aware Asymptotically Optimized Motion Planning [46.553063931217245]
  We introduce the Just-in-Time Informed Trees (JIT*) algorithm, an enhancement over Effort Informed Trees (EIT*)<n>JIT* consistently outperforms traditional sampling-based planners across $mathbbR4$ to $mathbbR16$ dimensions.
  arXiv  Detail & Related papers  (2026-01-27T18:58:51Z)
• Real-Time, Energy-Efficient, Sampling-Based Optimal Control via FPGA Acceleration [8.086534156824486]
  We present an FPGA-optimized MPPI design that exposes fine-grained parallelism and eliminates synchronization bottlenecks.<n>This results in an average 3.1x to 7.5x speedup over optimized implementations on an embedded GPU and CPU, respectively, while simultaneously achieving a 2.5x to 5.4x reduction in energy usage.
  arXiv  Detail & Related papers  (2026-01-23T23:47:09Z)
• Dynamic Range Reduction via Branch-and-Bound [1.0141085397402314]
  Key strategy to enhance hardware accelerators is the reduction of precision in arithmetic operations.<n>This paper introduces a fully principled Branch-and-Bound algorithm for reducing precision needs in QUBO problems.<n> Experiments validate our algorithm's effectiveness on an actual quantum annealer.
  arXiv  Detail & Related papers  (2024-09-17T03:07:56Z)
• Enhancing Dropout-based Bayesian Neural Networks with Multi-Exit on FPGA [20.629635991749808]
  This paper proposes an algorithm and hardware co-design framework that can generate field-programmable gate array (FPGA)-based accelerators for efficient BayesNNs. At the algorithm level, we propose novel multi-exit dropout-based BayesNNs with reduced computational and memory overheads. At the hardware level, this paper introduces a transformation framework that can generate FPGA-based accelerators for the proposed efficient BayesNNs.
  arXiv  Detail & Related papers  (2024-06-20T17:08:42Z)
• SATAY: A Streaming Architecture Toolflow for Accelerating YOLO Models on FPGA Devices [48.47320494918925]
  This work tackles the challenges of deploying stateof-the-art object detection models onto FPGA devices for ultralow latency applications. We employ a streaming architecture design for our YOLO accelerators, implementing the complete model on-chip in a deeply pipelined fashion. We introduce novel hardware components to support the operations of YOLO models in a dataflow manner, and off-chip memory buffering to address the limited on-chip memory resources.
  arXiv  Detail & Related papers  (2023-09-04T13:15:01Z)
• LL-GNN: Low Latency Graph Neural Networks on FPGAs for High Energy Physics [45.666822327616046]
  This work presents a novel reconfigurable architecture for Low Graph Neural Network (LL-GNN) designs for particle detectors. The LL-GNN design advances the next generation of trigger systems by enabling sophisticated algorithms to process experimental data efficiently.
  arXiv  Detail & Related papers  (2022-09-28T12:55:35Z)
• Training Efficient Controllers via Analytic Policy Gradient [44.0762454494769]
  Control design for robotic systems is complex and often requires solving an optimization to follow a trajectory accurately. Online optimization approaches like Model Predictive Control (MPC) have been shown to achieve great tracking performance, but require high computing power. We propose an Analytic Policy Gradient (APG) method to tackle this problem.
  arXiv  Detail & Related papers  (2022-09-26T22:04:35Z)
• Adaptable Butterfly Accelerator for Attention-based NNs via Hardware and Algorithm Co-design [66.39546326221176]
  Attention-based neural networks have become pervasive in many AI tasks. The use of the attention mechanism and feed-forward network (FFN) demands excessive computational and memory resources. This paper proposes a hardware-friendly variant that adopts a unified butterfly sparsity pattern to approximate both the attention mechanism and the FFNs.
  arXiv  Detail & Related papers  (2022-09-20T09:28:26Z)
• FPGA-optimized Hardware acceleration for Spiking Neural Networks [69.49429223251178]
  This work presents the development of a hardware accelerator for an SNN, with off-line training, applied to an image recognition task. The design targets a Xilinx Artix-7 FPGA, using in total around the 40% of the available hardware resources. It reduces the classification time by three orders of magnitude, with a small 4.5% impact on the accuracy, if compared to its software, full precision counterpart.
  arXiv  Detail & Related papers  (2022-01-18T13:59:22Z)
• Real-Time GPU-Accelerated Machine Learning Based Multiuser Detection for 5G and Beyond [70.81551587109833]
  nonlinear beamforming filters can significantly outperform linear approaches in stationary scenarios with massive connectivity. One of the main challenges comes from the real-time implementation of these algorithms. This paper explores the acceleration of APSM-based algorithms through massive parallelization.
  arXiv  Detail & Related papers  (2022-01-13T15:20:45Z)
• A Survey of FPGA-Based Robotic Computing [14.678669738217552]
  High computation and data complexity of robotic algorithms pose great challenges to its applications. With specialized designed hardware logic and algorithm kernels, FPGA-based accelerators can surpass CPU and GPU in performance and energy efficiency. An analysis of software and hardware optimization techniques and main technical issues is presented, along with some commercial and space applications.
  arXiv  Detail & Related papers  (2020-09-13T16:22:08Z)

This list is automatically generated from the titles and abstracts of the papers in this site.

This site does not guarantee the quality of this site (including all information) and is not responsible for any consequences.