CIPHR: Cryptography Inspired IP Protection through Fine-Grain Hardware Redaction

• URL: http://arxiv.org/abs/2604.03560v1
• Date: Sat, 04 Apr 2026 03:00:49 GMT
• Title: CIPHR: Cryptography Inspired IP Protection through Fine-Grain Hardware Redaction
• Abstract summary: Hardware intellectual property (IP) in the globalized integrated circuit supply chain is exposed to a wide range of confidentiality and integrity attacks.<n>Existing IP-level countermeasures, such as logic locking, hardware obfuscation, camouflaging, and redaction, have aimed at addressing these attacks.<n>We present CIPHR, a robust fine-grain hardware redaction methodology inspired by the cryptographic property of indistinguishability.
• Score: 5.322112910399912
• License: http://arxiv.org/licenses/nonexclusive-distrib/1.0/
• Abstract: Hardware intellectual property (IP) in the globalized integrated circuit (IC) supply chain is exposed to a wide range of confidentiality and integrity attacks by untrusted third-party entities. Existing IP-level countermeasures, such as logic locking, hardware obfuscation, camouflaging, and redaction, have aimed at addressing these them. In particular, hardware redaction has emerged as a robust approach for IP protection against confidentiality attacks, including reverse engineering. We note that existing IP protection approaches, including the ones based on hardware redaction, tend to leave behind structural artifacts that can be exploited by adversaries to bypass protections or predict unlocking keys, using the knowledge of known designs, akin to a known-plaintext attack (KPA) in cryptography. In this work, we present CIPHR, a robust fine-grain hardware redaction methodology inspired by the cryptographic property of indistinguishability. The proposed approach utilizes novel heuristic-driven randomization to introduce significant structural transformations into the redacted designs. We employ structural analysis metrics to evaluate the security achieved by CIPHR compared to various state-of-the-art IP protection techniques. Multiple open-source benchmark designs are used to demonstrate that fine-grain redaction in CIPHR is robust, scalable, and indistinguishable against structural attacks.

Related papers

• ObfAx: Obfuscation and IP Piracy Detection in Approximate Circuits [0.05156484100374057]
  This work addresses the emerging challenge of IP protection and piracy detection in the context of approximate hardware.<n>We introduce a novel adversarial threat model, approximate obfuscation, in which an attacker conceals the design through structural obfuscation.<n>We propose an automated framework that extracts and compares statistical error profiles of protected IP cores and suspicious circuits.
  arXiv  Detail & Related papers  (2026-05-11T11:01:49Z)
• Hardware-Efficient Compound IC Protection with Lightweight Cryptography [0.19116784879310023]
  We propose a compound IC protection mechanism that uses a lightweight cryptography algorithm with prominent logic locking and hardware obfuscation techniques.<n> Experimental results show that the secure designs generated by the developed tool have significantly less hardware complexity.
  arXiv  Detail & Related papers  (2026-04-13T08:06:42Z)
• Disguising Topology and Side-Channel Information through Covert Gate- and ML-Enabled IP Camouflaging [2.156373334386171]
  IP theft incurs hundreds of billions in annual losses, driven by advanced reverse engineering (RE) techniques.<n>Traditional cryptic'' IC camouflaging methods focus on hiding localized gate functionality but remain vulnerable to system-level structural analysis.<n>We show that a functional IP (F) is designed to structurally and visually masquerade as a completely different appearance IP (A)<n>Our results validate that this multi-layered approach effectively thwarts the entire RE toolchain by poisoning the structural and logical data used for netlist understanding.
  arXiv  Detail & Related papers  (2026-03-26T20:53:10Z)
• Techniques of Modern Attacks [51.56484100374058]
  Advanced Persistent Threats (APTs) represent a complex method of attack aimed at specific targets.<n>I will investigate both the attack life cycle and cutting-edge detection and defense strategies proposed in recent academic research.<n>I aim to highlight the strengths and limitations of each approach and propose more adaptive APT mitigation strategies.
  arXiv  Detail & Related papers  (2026-01-19T22:15:25Z)
• Logic Encryption: This Time for Real [7.880593659618423]
  We present a novel approach for IP protection based on logic encryption (LE)<n>Unlike established schemes for logic locking, our work obfuscates the circuit's structure and functionality by encoding and encrypting the logic itself.
  arXiv  Detail & Related papers  (2025-11-30T11:04:01Z)
• CANDoSA: A Hardware Performance Counter-Based Intrusion Detection System for DoS Attacks on Automotive CAN bus [45.24207460381396]
  This paper presents a novel Intrusion Detection System (IDS) designed for the Controller Area Network (CAN) environment.<n>A RISC-V-based CAN receiver is simulated using the gem5 simulator, processing CAN frame payloads with AES-128 encryption as FreeRTOS tasks.<n>Results indicate that this approach could significantly improve CAN security and address emerging challenges in automotive cybersecurity.
  arXiv  Detail & Related papers  (2025-07-19T20:09:52Z)
• Vision-Language Model IP Protection via Prompt-based Learning [52.783709712318405]
  We introduce IP-CLIP, a lightweight IP protection strategy tailored to vision-language models (VLMs)<n>By leveraging the frozen visual backbone of CLIP, we extract both image style and content information, incorporating them into the learning of IP prompt.<n>This strategy acts as a robust barrier, effectively preventing the unauthorized transfer of features from authorized domains to unauthorized ones.
  arXiv  Detail & Related papers  (2025-03-04T08:31:12Z)
• Library-Attack: Reverse Engineering Approach for Evaluating Hardware IP Protection [4.873538793723815]
  Existing countermeasures for hardware IP protection, such as obfuscation, camouflaging, and redaction, aim to defend against confidentiality and integrity attacks.<n>Within the current threat model, these techniques overlook the potential risks posed by a highly skilled adversary with privileged access to the IC supply chain.<n>We introduce Library-Attack, a novel reverse engineering technique that leverages privileged design information and prior knowledge of security countermeasures to recover sensitive hardware IP.
  arXiv  Detail & Related papers  (2025-01-21T17:01:18Z)
• Automated Hardware Logic Obfuscation Framework Using GPT [3.1789948141373077]
  We introduce Obfus-chat, a novel framework leveraging Generative Pre-trained Transformer (GPT) models to automate the obfuscation process. The proposed framework accepts hardware design netlists and key sizes as inputs, and autonomously generates obfuscated code tailored to enhance security.
  arXiv  Detail & Related papers  (2024-05-20T17:33:00Z)
• SISSA: Real-time Monitoring of Hardware Functional Safety and Cybersecurity with In-vehicle SOME/IP Ethernet Traffic [49.549771439609046]
  We propose SISSA, a SOME/IP communication traffic-based approach for modeling and analyzing in-vehicle functional safety and cyber security. Specifically, SISSA models hardware failures with the Weibull distribution and addresses five potential attacks on SOME/IP communication. Extensive experimental results show the effectiveness and efficiency of SISSA.
  arXiv  Detail & Related papers  (2024-02-21T03:31:40Z)
• Performance-lossless Black-box Model Watermarking [69.22653003059031]
  We propose a branch backdoor-based model watermarking protocol to protect model intellectual property. In addition, we analyze the potential threats to the protocol and provide a secure and feasible watermarking instance for language models.
  arXiv  Detail & Related papers  (2023-12-11T16:14:04Z)
• Is Vertical Logistic Regression Privacy-Preserving? A Comprehensive Privacy Analysis and Beyond [57.10914865054868]
  We consider vertical logistic regression (VLR) trained with mini-batch descent gradient. We provide a comprehensive and rigorous privacy analysis of VLR in a class of open-source Federated Learning frameworks.
  arXiv  Detail & Related papers  (2022-07-19T05:47:30Z)
• Safe RAN control: A Symbolic Reinforcement Learning Approach [62.997667081978825]
  We present a Symbolic Reinforcement Learning (SRL) based architecture for safety control of Radio Access Network (RAN) applications. We provide a purely automated procedure in which a user can specify high-level logical safety specifications for a given cellular network topology. We introduce a user interface (UI) developed to help a user set intent specifications to the system, and inspect the difference in agent proposed actions.
  arXiv  Detail & Related papers  (2021-06-03T16:45:40Z)

This list is automatically generated from the titles and abstracts of the papers in this site.

This site does not guarantee the quality of this site (including all information) and is not responsible for any consequences.