An Open-Source LFSR-Based Stochastic Leaky Integrate-and-Fire Neuron in SkyWater 130 nm: Design, Stochastic Characterisation, and Rate Coding

• URL: http://arxiv.org/abs/2606.23532v1
• Date: Mon, 22 Jun 2026 16:11:16 GMT
• Title: An Open-Source LFSR-Based Stochastic Leaky Integrate-and-Fire Neuron in SkyWater 130 nm: Design, Stochastic Characterisation, and Rate Coding
• Abstract summary: We present a compact, leaky integrate-and-fire neuron in standard-cell CMOS on the SkyWater 130 nm process.<n>The neuron occupies about 10,600 square micrometres at 70 per cent utilisation on a single Tapeout tile.<n>The neuron is an openly released companion to a four-block neuromorphic suite reported separately.
• Score: 0.0
• License: http://arxiv.org/licenses/nonexclusive-distrib/1.0/
• Abstract: Stochastic spiking neurons trade exact arithmetic for controlled randomness, lowering area and tolerating input noise, which suits event-driven edge hardware. We present a compact, configurable stochastic leaky integrate-and-fire neuron in standard-cell CMOS on the SkyWater 130 nm process, released openly. A 16-bit configurable-polynomial linear-feedback shift register drives an eight-entry programmable activation table that sets a Bernoulli firing probability, and a saturating 16-bit leaky integrator with a programmable threshold and a refractory period of zero to seven cycles produces the spike train. All parameters are set through a sixteen-register serial interface, and the neuron runs from parallel inputs or entirely from the register file. From a model checked bit-exact against the register-transfer code, the period is 65535 states for a maximal-length polynomial and 63 for the shipped default, the eight-bit comparison value is uniform over the full period, and the per-entry firing probability equals the table value divided by 256. We also characterise a property a system-level model would not expose: the comparator output is serially correlated at short lags, with a negative lobe near lag eight, because the compared byte shifts by one bit each cycle; subsampling every sixteen cycles restores whiteness. Rate-coding sweeps show monotonic control of the output rate by the input weight and the threshold, and the refractory period caps the rate at one spike per refractory-plus-one cycles. The neuron occupies about 10,600 square micrometres at 70 per cent utilisation on a single Tiny Tapeout tile, meets 50 MHz timing with positive margin, and passes eighteen directed cocotb tests at register-transfer and gate level. All results are pre-silicon, from simulation and the open flow. The neuron is an openly released companion to a four-block neuromorphic suite reported separately.

Related papers

• On the Design of Qwen3.8-Next Architecture: Evaluation, Efficiency, and Training Stability [57.03393882933515]
  We describe the architecture and ablations of Qwen3.8-Flash-Next, a sparse mixture-of-experts model with 125B parameters, 6B activated per token, and 51B parameters of n-gram embedding tables held off the accelerator.<n>On fourteen pre-training benchmarks the model leads the 397B-A17B predecessor on eight and trails it on the rest by at most 2.6 points, at 1/3 the activated parameters, 1/3 the training tokens, and roughly 1/9 the training FLOPs.
  arXiv  Detail & Related papers  (2026-08-31T06:35:07Z)
• Dissipatively Stabilized 0-n Fock Qubits for Noise-Biased Quantum Computing [0.027998963147546147]
  Noise-biased qubits have bit-flip errors that are exponentially suppressed relative to phase-flip errors.<n>We propose a "0-n" Fock qubit architecture that maintains the noise bias by encoding information in the ground state.<n>We numerically demonstrate that bit-flip probabilities approaching $10-8$ are achievable for controlled-X gates on cat qubits.
  arXiv  Detail & Related papers  (2026-08-26T16:20:43Z)
• Fast, accurate, and differentiable: a neural-network surrogate for NRSur7dq4 precessing binary black hole waveforms [0.0]
  We present a neural network surrogate model that emulates the NRSur7dq4 gravitational waveform model.<n>We validate the surrogate against NRSur7dq4 on 10,000 waveforms spanning its full parameter space.<n>This is the first neural-network surrogate of a precessing numerical-relativity waveform model to combine validated NR-faithful accuracy with a fully differentiable, GPU-accelerated inference pipeline.
  arXiv  Detail & Related papers  (2026-07-27T18:08:33Z)
• Constrained Decoding for Diffusion Language Models via Efficient Inference over Finite Automata [57.27430779838529]
  We present an exact and tractable algorithm for sampling from the constrained mean-field posterior under any constraint expressible as a finite automaton.<n>The approach guarantees constraint satisfaction by construction, supports both greedy and sampling-based decoding, and is compatible with parallel and block-wise decoding.<n> Empirical evaluations on Dream-7B and LLaDA-8 show substantial accuracy gains across various tasks.
  arXiv  Detail & Related papers  (2026-07-08T05:48:57Z)
• Design and Development of a Neuromorphic Silicon Suite: PVT Sensing, Stochastic LIF Inference, On-Chip STDP Learning, and Crossbar Programming [0.0]
  We present four interface-compatible digital IP blocks implemented as standard-cell CMOS on the SkyWater 130 nm process.<n>Each block shares a common serial peripheral interface (SPI) register file; the sensor also exposes a parallel readout.<n>The contribution is a coherent, openly released set of building blocks unified by one register interface and one verification flow.
  arXiv  Detail & Related papers  (2026-06-21T18:46:33Z)
• EventShiftFlow: Towards Hardware-efficient FPGA-based Flow Estimation [43.77587889970362]
  Event-based vision sensors offer asynchronous, high-temporal-resolution measurements.<n>Many event-based motion estimation methods are computationally intensive and difficult to map to FPGA hardware.<n>We present a streaming velocity estimator that discretizes asynchronous events into fixed-duration time bins, constructs a 1-bit spatial occupancy grid, and evaluates multiple velocity hypotheses in parallel.
  arXiv  Detail & Related papers  (2026-05-27T11:13:58Z)
• UTOPYA: A Multimodal Deep Learning Framework for Physics-Informed Anomaly Detection and Time-Series Prediction [42.532335022354545]
  Anomaly detection in batch processes is hindered by transient dynamics, scarce fault labels, and reliance on singlemodality sensor data.<n>This work introduces UTOPYA, a multimodal framework that jointly addresses anomaly detection, time-series prediction, and phase classification in batch distillation.<n>A physics-informed regularisation scheme introduced in this work enforces temporal smoothness and thermodynamic monotonicity.
  arXiv  Detail & Related papers  (2026-05-18T10:28:15Z)
• FlashSchNet: Fast and Accurate Coarse-Grained Neural Network Molecular Dynamics [36.3434800328807]
  Graph neural network (GNN) potentials such as SchNet improve the accuracy and transferability of molecular dynamics (MD) simulation.<n>We show that a missing principle is making GNN-MD IO-aware, carefully accounting for reads and writes between high-bandwidth memory (HBM) and on-chip.<n>We present FlashSchNet, an efficient and accurate IO-aware GNN-MD framework built on four techniques.
  arXiv  Detail & Related papers  (2026-02-13T17:49:12Z)
• The Native Spiking Microarchitecture: From Iontronic Primitives to Bit-Exact FP8 Arithmetic [0.7614628596146601]
  We propose a Native Spiking Microarchitecture for deterministic, bit-exact AI workloads.<n>Treating noisy neurons as logic primitives, we introduce a Spatial Combinational Pipeline and a Sticky-Extra Correction mechanism.<n> validation across all 16,129 FP8 pairs confirms 100% bit-exact alignment with PyTorch.
  arXiv  Detail & Related papers  (2025-12-08T17:15:46Z)
• Decoding Correlated Errors in Quantum LDPC Codes [41.04211723135311]
  We introduce a decoding framework for correlated errors in quantum LDPC codes under circuit-level noise.<n>The core of our approach is a graph augmentation and rewiring for interference (GARI) method, which modifies the correlated detector error model.<n>Preliminary FPGA implementation results show that such high accuracy can be achieved in real time, with a per-round average decoding latency of 273 ns and sub-microsecond latency in 99.99% of the decoding instances.
  arXiv  Detail & Related papers  (2025-10-15T19:59:05Z)
• Speech Command Recognition Using LogNNet Reservoir Computing for Embedded Systems [0.0]
  Speech-command recognizer combines energy-based voice activity detection (VAD), an optimized Mel-Frequency Cepstral Coefficients (MFCC) pipeline, and the LogNNet reservoir-computing classifier.<n> Hardware implementation on Arduino Nano 33 IoT (ARM Cor-tex-M0+, 48 MHz, 32 KB RAM) validates the practical feasibility, achieving 90% real-time recognition accuracy while consuming only 18 KB RAM (55% utilization)
  arXiv  Detail & Related papers  (2025-08-31T14:16:09Z)
• DarwinWafer: A Wafer-Scale Neuromorphic Chip [43.876109856399886]
  We present a hyperscale system-on-wafer that replaces off-chip interconnects with wafer-scale, high-density integration of 64 Darwin3 chiplets on a 300 mm silicon interposer.<n>A GALS NoC within each chiplet and an AER-based asynchronous wafer fabric with hierarchical time-step synchronization provide low-latency, coherent operation across the wafer.<n>DarwinWafer consumes 100 W and achieves 4.9 pJ/SOP, with 64 TSOPS peak throughput (0.64 TSOPS/W)
  arXiv  Detail & Related papers  (2025-08-30T00:22:09Z)
• Quantized Neural Networks for Low-Precision Accumulation with Guaranteed Overflow Avoidance [68.8204255655161]
  We introduce a quantization-aware training algorithm that guarantees avoiding numerical overflow when reducing the precision of accumulators during inference. We evaluate our algorithm across multiple quantized models that we train for different tasks, showing that our approach can reduce the precision of accumulators while maintaining model accuracy with respect to a floating-point baseline.
  arXiv  Detail & Related papers  (2023-01-31T02:46:57Z)
• HAWQV3: Dyadic Neural Network Quantization [73.11579145354801]
  Current low-precision quantization algorithms often have the hidden cost of conversion back and forth from floating point to quantized integer values. We present HAWQV3, a novel mixed-precision integer-only quantization framework.
  arXiv  Detail & Related papers  (2020-11-20T23:51:43Z)

This list is automatically generated from the titles and abstracts of the papers in this site.

This site does not guarantee the quality of this site (including all information) and is not responsible for any consequences.