Calibration of Drive Non-Linearity for Arbitrary-Angle Single-Qubit Gates Using Error Amplification

• URL: http://arxiv.org/abs/2212.01077v1
• Date: Fri, 2 Dec 2022 10:34:43 GMT
• Title: Calibration of Drive Non-Linearity for Arbitrary-Angle Single-Qubit Gates Using Error Amplification
• Authors: Stefania Laz\u{a}r, Quentin Ficheux, Johannes Herrmann, Ants Remm, Nathan Lacroix, Christoph Hellings, Francois Swiadek, Dante Colao Zanuz, Graham J. Norris, Mohsen Bahrami Panah, Alexander Flasby, Michael Kerschbaum, Jean-Claude Besse, Christopher Eichler, Andreas Wallraff
• Abstract summary: Non-linearity of qubit drive line components imposes a limit on the fidelity of single-qubit gates. We demonstrate arbitrary-angle single-qubit gates with coherence-limited errors of $2times 10-4$ and leakage below $6times 10-5$.
• Score: 43.97138136532209
• License: http://arxiv.org/licenses/nonexclusive-distrib/1.0/
• Abstract: The ability to execute high-fidelity operations is crucial to scaling up quantum devices to large numbers of qubits. However, signal distortions originating from non-linear components in the control lines can limit the performance of single-qubit gates. In this work, we use a measurement based on error amplification to characterize and correct the small single-qubit rotation errors originating from the non-linear scaling of the qubit drive rate with the amplitude of the programmed pulse. With our hardware, and for a 15-ns pulse, the rotation angles deviate by up to several degrees from a linear model. Using purity benchmarking, we find that control errors reach $2\times 10^{-4}$, which accounts for half of the total gate error. Using cross-entropy benchmarking, we demonstrate arbitrary-angle single-qubit gates with coherence-limited errors of $2\times 10^{-4}$ and leakage below $6\times 10^{-5}$. While the exact magnitude of these errors is specific to our setup, the presented method is applicable to any source of non-linearity. Our work shows that the non-linearity of qubit drive line components imposes a limit on the fidelity of single-qubit gates, independent of improvements in coherence times, circuit design, or leakage mitigation when not corrected for.

Related papers

• Fast Flux-Activated Leakage Reduction for Superconducting Quantum Circuits [84.60542868688235]
  leakage out of the computational subspace arising from the multi-level structure of qubit implementations. We present a resource-efficient universal leakage reduction unit for superconducting qubits using parametric flux modulation. We demonstrate that using the leakage reduction unit in repeated weight-two stabilizer measurements reduces the total number of detected errors in a scalable fashion.
  arXiv  Detail & Related papers  (2023-09-13T16:21:32Z)
• Model-based Optimization of Superconducting Qubit Readout [59.992881941624965]
  We demonstrate model-based readout optimization for superconducting qubits. We observe 1.5% error per qubit with a 500ns end-to-end duration and minimal excess reset error from residual resonator photons. This technique can scale to hundreds of qubits and be used to enhance the performance of error-correcting codes and near-term applications.
  arXiv  Detail & Related papers  (2023-08-03T23:30:56Z)
• Demonstrating a long-coherence dual-rail erasure qubit using tunable transmons [59.63080344946083]
  We show that a "dual-rail qubit" consisting of a pair of resonantly coupled transmons can form a highly coherent erasure qubit. We demonstrate mid-circuit detection of erasure errors while introducing $ 0.1%$ dephasing error per check. This work establishes transmon-based dual-rail qubits as an attractive building block for hardware-efficient quantum error correction.
  arXiv  Detail & Related papers  (2023-07-17T18:00:01Z)
• Leakage in restless quantum gate calibration [0.5439020425819]
  We develop a simulator of restless circuit execution based on a Markov Chain to study the effect of leakage. We show that restless calibration tolerates up to 0.5% of leakage which is large compared to the $10-4$ gate fidelity of modern single-qubit gates. Our results are obtained with standard qubit state discrimination showing that restless circuit execution is resilient against misclassified non-computational states.
  arXiv  Detail & Related papers  (2023-04-18T20:59:16Z)
• Experimental error suppression in Cross-Resonance gates via multi-derivative pulse shaping [0.0]
  Cloud computing gates on multi-qubit, fixed-frequency superconducting chips continue to hover around the 1% error range. Despite the strong impetus and a plethora of research, experimental demonstration of error suppression on these multi-qubit devices remains challenging. Here, we achieve this goal, using a simple control method based on multi-derivative, multi-constraint pulse shaping.
  arXiv  Detail & Related papers  (2023-03-02T17:30:17Z)
• Error per single-qubit gate below $10^{-4}$ in a superconducting qubit [14.29906536440178]
  We fabric a transmon qubit with long coherence times and demonstrate single-qubit gates with the average gate error below $10-4$. The demonstration extends the upper limit that the average fidelity of single-qubit gates can reach in a transmon-qubit system.
  arXiv  Detail & Related papers  (2023-02-17T04:43:38Z)
• Fault-tolerant parity readout on a shuttling-based trapped-ion quantum computer [64.47265213752996]
  We experimentally demonstrate a fault-tolerant weight-4 parity check measurement scheme. We achieve a flag-conditioned parity measurement single-shot fidelity of 93.2(2)%. The scheme is an essential building block in a broad class of stabilizer quantum error correction protocols.
  arXiv  Detail & Related papers  (2021-07-13T20:08:04Z)
• Exponential suppression of bit or phase flip errors with repetitive error correction [56.362599585843085]
  State-of-the-art quantum platforms typically have physical error rates near $10-3$. Quantum error correction (QEC) promises to bridge this divide by distributing quantum logical information across many physical qubits. We implement 1D repetition codes embedded in a 2D grid of superconducting qubits which demonstrate exponential suppression of bit or phase-flip errors.
  arXiv  Detail & Related papers  (2021-02-11T17:11:20Z)
• Error-robust quantum logic optimization using a cloud quantum computer interface [0.0]
  We describe an experimental effort designing and deploying error-robust single-qubit operations using a cloud-based quantum computer and analog-layer programming access. We design numerically-optimized pulses that implement target operations and exhibit robustness to various error processes including dephasing noise, instabilities in control amplitudes, and crosstalk.
  arXiv  Detail & Related papers  (2020-10-15T22:47:16Z)

This list is automatically generated from the titles and abstracts of the papers in this site.

This site does not guarantee the quality of this site (including all information) and is not responsible for any consequences.