Relaxing Hardware Requirements for Surface Code Circuits using Time-dynamics

• URL: http://arxiv.org/abs/2302.02192v2
• Date: Thu, 14 Sep 2023 20:09:26 GMT
• Title: Relaxing Hardware Requirements for Surface Code Circuits using Time-dynamics
• Authors: Matt McEwen, Dave Bacon, Craig Gidney
• Abstract summary: We design time-dynamic QEC circuits directly instead of designing static QEC codes to decompose into circuits. We present new circuits that can embed on a hexagonal grid instead of a square grid. All these constructions use no additional entangling gate layers and display essentially the same logical performance.
• Score: 0.09960584843614038
• License: http://creativecommons.org/licenses/by/4.0/
• Abstract: The typical time-independent view of quantum error correction (QEC) codes hides significant freedom in the decomposition into circuits that are executable on hardware. Using the concept of detecting regions, we design time-dynamic QEC circuits directly instead of designing static QEC codes to decompose into circuits. In particular, we improve on the standard circuit constructions for the surface code, presenting new circuits that can embed on a hexagonal grid instead of a square grid, that can use ISWAP gates instead of CNOT or CZ gates, that can exchange qubit data and measure roles, and that move logical patches around the physical qubit grid while executing. All these constructions use no additional entangling gate layers and display essentially the same logical performance, having teraquop footprints within 25% of the standard surface code circuit. We expect these circuits to be of great interest to quantum hardware engineers, because they achieve essentially the same logical performance as standard surface code circuits while relaxing demands on hardware.

Related papers

• Diamond Circuits for Surface Codes [0.36556493054302697]
  We present and benchmark an interesting circuit family which we call diamond circuits. They use a mid-cycle construction built around the subsystem surface code to implement a surface code on a Lieb or "Heavy-Square" lattice. These circuits could be useful in regimes where quantum computers are limited by frequency collisions or number of control lines.
  arXiv  Detail & Related papers  (2025-02-14T18:33:43Z)
• Hardware-Assisted Parameterized Circuit Execution [7.804530685405802]
  We develop a hardware-assisted protocol for executing parameterized circuits on our FPGA-based control hardware, QubiC. This work demonstrates significant speed ups in the total execution time for several different classes of quantum circuits.
  arXiv  Detail & Related papers  (2024-09-05T17:30:36Z)
• Fault-tolerant embedding of quantum circuits on hardware architectures via swap gates [1.3073886556026282]
  In near-term quantum computing devices, connectivity between qubits remain limited by architectural constraints. We present a strategy to design the swap scheme needed to embed an abstract circuit onto a physical hardware with constrained connectivity.
  arXiv  Detail & Related papers  (2024-06-24T18:05:07Z)
• Quantum Compiling with Reinforcement Learning on a Superconducting Processor [55.135709564322624]
  We develop a reinforcement learning-based quantum compiler for a superconducting processor. We demonstrate its capability of discovering novel and hardware-amenable circuits with short lengths. Our study exemplifies the codesign of the software with hardware for efficient quantum compilation.
  arXiv  Detail & Related papers  (2024-06-18T01:49:48Z)
• CktGNN: Circuit Graph Neural Network for Electronic Design Automation [67.29634073660239]
  This paper presents a Circuit Graph Neural Network (CktGNN) that simultaneously automates the circuit topology generation and device sizing. We introduce Open Circuit Benchmark (OCB), an open-sourced dataset that contains $10$K distinct operational amplifiers. Our work paves the way toward a learning-based open-sourced design automation for analog circuits.
  arXiv  Detail & Related papers  (2023-08-31T02:20:25Z)
• Measurement-free fault-tolerant quantum error correction in near-term devices [0.0]
  We provide a novel scheme to perform QEC cycles without the need of measuring qubits. We benchmark logical failure rates of the scheme in comparison to a flag-qubit based EC cycle. We outline how our scheme could be implemented in ion traps and with neutral atoms in a tweezer array.
  arXiv  Detail & Related papers  (2023-07-25T07:22:23Z)
• Universal qudit gate synthesis for transmons [44.22241766275732]
  We design a superconducting qudit-based quantum processor. We propose a universal gate set featuring a two-qudit cross-resonance entangling gate. We numerically demonstrate the synthesis of $rm SU(16)$ gates for noisy quantum hardware.
  arXiv  Detail & Related papers  (2022-12-08T18:59:53Z)
• Efficient Quantum Circuit Design with a Standard Cell Approach, with an Application to Neutral Atom Quantum Computers [45.66259474547513]
  We design quantum circuits by using the standard cell approach borrowed from classical circuit design. We present evidence that, when compared with automatic routing methods, our layout-aware routers are significantly faster and achieve shallower 3D circuits.
  arXiv  Detail & Related papers  (2022-06-10T10:54:46Z)
• Machine Learning Optimization of Quantum Circuit Layouts [63.55764634492974]
  We introduce a quantum circuit mapping, QXX, and its machine learning version, QXX-MLP. The latter infers automatically the optimal QXX parameter values such that the layed out circuit has a reduced depth. We present empiric evidence for the feasibility of learning the layout method using approximation.
  arXiv  Detail & Related papers  (2020-07-29T05:26:19Z)
• Hardware-Encoding Grid States in a Non-Reciprocal Superconducting Circuit [62.997667081978825]
  We present a circuit design composed of a non-reciprocal device and Josephson junctions whose ground space is doubly degenerate and the ground states are approximate codewords of the Gottesman-Kitaev-Preskill (GKP) code. We find that the circuit is naturally protected against the common noise channels in superconducting circuits, such as charge and flux noise, implying that it can be used for passive quantum error correction.
  arXiv  Detail & Related papers  (2020-02-18T16:45:09Z)

This list is automatically generated from the titles and abstracts of the papers in this site.

This site does not guarantee the quality of this site (including all information) and is not responsible for any consequences.