Demonstration of 3 V Programmable Josephson Junction Arrays Using Non-Integer-Multiple Logic
- URL: http://arxiv.org/abs/2402.16072v2
- Date: Wed, 14 Aug 2024 02:18:42 GMT
- Title: Demonstration of 3 V Programmable Josephson Junction Arrays Using Non-Integer-Multiple Logic
- Authors: Wenhui Cao, Erkun Yang, Jinjin Li, Guanhua She, Yuan Zhong, Qing Zhong, Da Xu, Xueshen Wang, Xiaolong Xu, Shijian Wang, Jian Chen,
- Abstract summary: This article demonstrates a new kind of programmable logic for the representation of an integer that can be used for the programmable Josephson voltage standard.
It can enable the numbers of junctions in most bits to be variable integer values, which is different from normal binary logic or ternary logic.
Missing junctions due to superconducting short circuits can be tolerated under this logic.
- Score: 19.016449462249156
- License: http://arxiv.org/licenses/nonexclusive-distrib/1.0/
- Abstract: This article demonstrates a new kind of programmable logic for the representation of an integer that can be used for the programmable Josephson voltage standard. It can enable the numbers of junctions in most bits to be variable integer values, which is different from normal binary logic or ternary logic. Consequently, missing junctions due to superconducting short circuits can be tolerated under this logic. This logic can also have nearly the same segmentation efficiency as ternary logic. The completeness of the sequences using this logic is proven by the recursive method in mathematics in this paper. After that, a new algorithm for the representation of integers is presented according to the proven process, and an analysis of the number of fault-tolerant junctions for each bit is provided. Although the first and second bits are not tolerant to missing junctions, bits beyond these can tolerate one to hundreds of missing junctions. Due to the non-fixed multiples between the bits of the sequence, this logic is called non-integer-multiple logic. Finally, the design and fabrication of a 3 V programmable Josephson junction array using this logic are described, and the measurements and analysis of the characteristic parameters are presented.
Related papers
- Boolean Matching Reversible Circuits: Algorithm and Complexity [16.397487896227766]
We show that the equivalence up to input negation and permutation is reversible in quantum time, while its classical complexity is exponential.
This result is arguably the first demonstration of quantum exponential speedup in solving automation problems.
arXiv Detail & Related papers (2024-04-18T13:47:17Z) - LINC: A Neurosymbolic Approach for Logical Reasoning by Combining
Language Models with First-Order Logic Provers [60.009969929857704]
Logical reasoning is an important task for artificial intelligence with potential impacts on science, mathematics, and society.
In this work, we reformulating such tasks as modular neurosymbolic programming, which we call LINC.
We observe significant performance gains on FOLIO and a balanced subset of ProofWriter for three different models in nearly all experimental conditions we evaluate.
arXiv Detail & Related papers (2023-10-23T17:58:40Z) - A Circuit Complexity Formulation of Algorithmic Information Theory [1.5483078145498086]
Inspired by Solomonoffs theory of inductive inference, we propose a prior based on circuit complexity.
We argue that an inductive bias towards simple explanations as measured by circuit complexity is appropriate for this problem.
arXiv Detail & Related papers (2023-06-25T01:30:37Z) - A separation logic for sequences in pointer programs and its
decidability [5.229882716833972]
We propose sequence-heap separation logic which integrates sequences into logical reasoning on heap-manipulated programs.
Quantifiers over sequence variables and singleton heap storing sequence are new members in our logic.
The propositional fragment of sequence-heap separation logic is decidable, and the fragment with 2 alternations on program variables and 1 alternation on sequence variables is undecidable.
arXiv Detail & Related papers (2023-01-16T02:52:06Z) - A Quantum Algorithm for Computing All Diagnoses of a Switching Circuit [73.70667578066775]
Faults are by nature while most man-made systems, and especially computers, work deterministically.
This paper provides such a connecting via quantum information theory which is an intuitive approach as quantum physics obeys probability laws.
arXiv Detail & Related papers (2022-09-08T17:55:30Z) - Discourse-Aware Graph Networks for Textual Logical Reasoning [142.0097357999134]
Passage-level logical relations represent entailment or contradiction between propositional units (e.g., a concluding sentence)
We propose logic structural-constraint modeling to solve the logical reasoning QA and introduce discourse-aware graph networks (DAGNs)
The networks first construct logic graphs leveraging in-line discourse connectives and generic logic theories, then learn logic representations by end-to-end evolving the logic relations with an edge-reasoning mechanism and updating the graph features.
arXiv Detail & Related papers (2022-07-04T14:38:49Z) - Optimization-based Block Coordinate Gradient Coding for Mitigating
Partial Stragglers in Distributed Learning [58.91954425047425]
This paper aims to design a new gradient coding scheme for mitigating partial stragglers in distributed learning.
We propose a gradient coordinate coding scheme with L coding parameters representing L possibly different diversities for the L coordinates, which generates most gradient coding schemes.
arXiv Detail & Related papers (2022-06-06T09:25:40Z) - Logical Credal Networks [87.25387518070411]
This paper introduces Logical Credal Networks, an expressive probabilistic logic that generalizes many prior models that combine logic and probability.
We investigate its performance on maximum a posteriori inference tasks, including solving Mastermind games with uncertainty and detecting credit card fraud.
arXiv Detail & Related papers (2021-09-25T00:00:47Z) - Finding the disjointness of stabilizer codes is NP-complete [77.34726150561087]
We show that the problem of calculating the $c-disjointness, or even approximating it to within a constant multiplicative factor, is NP-complete.
We provide bounds on the disjointness for various code families, including the CSS codes,$d codes and hypergraph codes.
Our results indicate that finding fault-tolerant logical gates for generic quantum error-correcting codes is a computationally challenging task.
arXiv Detail & Related papers (2021-08-10T15:00:20Z) - Low-overhead pieceable fault-tolerant construction of logical
controlled-phase circuit for degenerate quantum code [11.106110829349221]
We search for a non-transversal but fault-tolerant construction of a logical controlled-phase gate for quantum code.
We find a 3-piece fault-tolerant logical CZ circuit on this code.
arXiv Detail & Related papers (2021-05-15T04:06:12Z) - Logical-qubit operations in an error-detecting surface code [0.0]
We realize a suite of logical operations on a distance-two logical qubit stabilized using repeated error detection cycles.
For each type of operation, we observe higher performance for fault-tolerant variants over non-fault-tolerant variants.
arXiv Detail & Related papers (2021-02-25T18:40:02Z)
This list is automatically generated from the titles and abstracts of the papers in this site.
This site does not guarantee the quality of this site (including all information) and is not responsible for any consequences.