JExplore: Design Space Exploration Tool for Nvidia Jetson Boards

• URL: http://arxiv.org/abs/2502.15773v1
• Date: Sun, 16 Feb 2025 21:37:01 GMT
• Title: JExplore: Design Space Exploration Tool for Nvidia Jetson Boards
• Authors: Basar Kutukcu, Sinan Xie, Sabur Baidya, Sujit Dey,
• Abstract summary: JExplore is a multi-board software and hardware design space exploration tool.<n>It can be integrated with any search tool, hence creating a common benchmarking ground for the search algorithms.
• Score: 3.8225370159408185
• License: http://creativecommons.org/licenses/by/4.0/
• Abstract: Nvidia Jetson boards are powerful systems for executing artificial intelligence workloads in edge and mobile environments due to their effective GPU hardware and widely supported software stack. In addition to these benefits, Nvidia Jetson boards provide large configurability by giving the user the choice to modify many hardware parameters. This large space of configurability creates the need of searching the optimal configurations based on the user's requirements. In this work, we propose JExplore, a multi-board software and hardware design space exploration tool. JExplore can be integrated with any search tool, hence creating a common benchmarking ground for the search algorithms. Moreover, it accelerates the exploration of user application and Nvidia Jetson configurations for researchers and engineers by encapsulating host-client communication, configuration management, and metric measurement.

Related papers

• SCAN-Edge: Finding MobileNet-speed Hybrid Networks for Diverse Edge Devices via Hardware-Aware Evolutionary Search [10.48978386515933]
  We propose a unified NAS framework that searches for self-attention, convolution, and activation to accommodate the wide variety of edge devices. SCAN-Edge relies on a hardware-aware evolutionary algorithm that improves the quality of the search space to accelerate the sampling process.
  arXiv  Detail & Related papers  (2024-08-27T20:39:09Z)
• SpikeExplorer: hardware-oriented Design Space Exploration for Spiking Neural Networks on FPGA [42.170149806080204]
  SpikExplorer is a Python tool for hardware-oriented Automatic Design Space Exploration. It searches the optimal network architecture, neuron model, and internal and training parameters. It reaches 95.8% accuracy on the MNIST dataset, with a power consumption of 180mW/image and a latency of 0.12 ms/image.
  arXiv  Detail & Related papers  (2024-04-04T17:53:08Z)
• Multi-objective Differentiable Neural Architecture Search [58.67218773054753]
  We propose a novel NAS algorithm that encodes user preferences to trade-off performance and hardware metrics. Our method outperforms existing MOO NAS methods across a broad range of qualitatively different search spaces and datasets.
  arXiv  Detail & Related papers  (2024-02-28T10:09:04Z)
• DEAP: Design Space Exploration for DNN Accelerator Parallelism [0.0]
  Large Language Models (LLMs) are becoming increasingly complex and powerful to train and serve. This paper showcases how hardware and software co-design can come together and allow us to create customized hardware systems.
  arXiv  Detail & Related papers  (2023-12-24T02:43:01Z)
• ResyDuo: Combining data models and CF-based recommender systems to develop Arduino projects [4.844354192596123]
  This paper proposes an initial prototype, called ResyDuo, to assist Arduino developers by providing two different artifacts. ResyDuo retrieves hardware components by using tags or existing Arduino projects stored on the ProjectHub repository. The system can eventually retrieve corresponding software libraries based on the identified hardware devices.
  arXiv  Detail & Related papers  (2023-08-26T08:21:31Z)
• Benchmarking Jetson Edge Devices with an End-to-end Video-based Anomaly Detection System [0.0]
  We implement an end-to-end video-based crime-scene anomaly detection system inputting from surveillance videos. The system is deployed and operates on multiple Jetson edge devices (Nano, AGX Xavier, Orin Nano) We provide the experience of an AI-based system deployment on various Jetson Edge devices with Docker technology.
  arXiv  Detail & Related papers  (2023-07-28T17:16:57Z)
• ArchGym: An Open-Source Gymnasium for Machine Learning Assisted Architecture Design [52.57999109204569]
  ArchGym is an open-source framework that connects diverse search algorithms to architecture simulators. We evaluate ArchGym across multiple vanilla and domain-specific search algorithms in designing custom memory controller, deep neural network accelerators, and custom SOC for AR/VR workloads.
  arXiv  Detail & Related papers  (2023-06-15T06:41:23Z)
• Spacerini: Plug-and-play Search Engines with Pyserini and Hugging Face [104.2943594704532]
  Spacerini is a tool that integrates the Pyserini toolkit for reproducible information retrieval research with Hugging Face. Spacerini makes state-of-the-art sparse and dense retrieval models more accessible to non-IR practitioners.
  arXiv  Detail & Related papers  (2023-02-28T12:44:10Z)
• MAPLE-Edge: A Runtime Latency Predictor for Edge Devices [80.01591186546793]
  We propose MAPLE-Edge, an edge device-oriented extension of MAPLE, the state-of-the-art latency predictor for general purpose hardware. Compared to MAPLE, MAPLE-Edge can describe the runtime and target device platform using a much smaller set of CPU performance counters. We also demonstrate that unlike MAPLE which performs best when trained on a pool of devices sharing a common runtime, MAPLE-Edge can effectively generalize across runtimes.
  arXiv  Detail & Related papers  (2022-04-27T14:00:48Z)
• Tevatron: An Efficient and Flexible Toolkit for Dense Retrieval [60.457378374671656]
  Tevatron is a dense retrieval toolkit optimized for efficiency, flexibility, and code simplicity. We show how Tevatron's flexible design enables easy generalization across datasets, model architectures, and accelerator platforms.
  arXiv  Detail & Related papers  (2022-03-11T05:47:45Z)
• JUWELS Booster -- A Supercomputer for Large-Scale AI Research [79.02246047353273]
  We present JUWELS Booster, a recently commissioned high-performance computing system at the J"ulich Supercomputing Center. We detail its system architecture, parallel, distributed model training, and benchmarks indicating its outstanding performance.
  arXiv  Detail & Related papers  (2021-06-30T21:37:02Z)

This list is automatically generated from the titles and abstracts of the papers in this site.

This site does not guarantee the quality of this site (including all information) and is not responsible for any consequences.