ChipletQuake: On-die Digital Impedance Sensing for Chiplet and Interposer Verification

• URL: http://arxiv.org/abs/2504.19418v1
• Date: Mon, 28 Apr 2025 02:10:12 GMT
• Title: ChipletQuake: On-die Digital Impedance Sensing for Chiplet and Interposer Verification
• Authors: Saleh Khalaj Monfared, Maryam Saadat Safa, Shahin Tajik,
• Abstract summary: This paper presents textitChipletQuake, a novel on-chiplet framework for verifying the physical security and integrity of adjacent chiplets during the post-silicon stage.<n>By sensing the impedance of the power delivery network (PDN) of the system, textitChipletQuake detects tamper events without requiring any direct signal interface or additional hardware components.
• Score: 3.766999700958066
• License: http://arxiv.org/licenses/nonexclusive-distrib/1.0/
• Abstract: The increasing complexity and cost of manufacturing monolithic chips have driven the semiconductor industry toward chiplet-based designs, where smaller and modular chiplets are integrated onto a single interposer. While chiplet architectures offer significant advantages, such as improved yields, design flexibility, and cost efficiency, they introduce new security challenges in the horizontal hardware manufacturing supply chain. These challenges include risks of hardware Trojans, cross-die side-channel and fault injection attacks, probing of chiplet interfaces, and intellectual property theft. To address these concerns, this paper presents \textit{ChipletQuake}, a novel on-chiplet framework for verifying the physical security and integrity of adjacent chiplets during the post-silicon stage. By sensing the impedance of the power delivery network (PDN) of the system, \textit{ChipletQuake} detects tamper events in the interposer and neighboring chiplets without requiring any direct signal interface or additional hardware components. Fully compatible with the digital resources of FPGA-based chiplets, this framework demonstrates the ability to identify the insertion of passive and subtle malicious circuits, providing an effective solution to enhance the security of chiplet-based systems. To validate our claims, we showcase how our framework detects Hardware Trojan and interposer tampering.

Related papers

• Application of $α$-order Information Metrics for Secure Communication in Quantum Physical Layer Design [45.41082277680607]
  We study the $alpha$-order information-theoretic metrics based on R'enyi entropy. We apply our framework to a practical scenario involving BPSK modulation over a lossy bosonic channel.
  arXiv  Detail & Related papers  (2025-02-07T03:44:11Z)
• Securing Legacy Communication Networks via Authenticated Cyclic Redundancy Integrity Check [98.34702864029796]
  We propose Authenticated Cyclic Redundancy Integrity Check (ACRIC) ACRIC preserves backward compatibility without requiring additional hardware and is protocol agnostic. We show that ACRIC offers robust security with minimal transmission overhead ( 1 ms)
  arXiv  Detail & Related papers  (2024-11-21T18:26:05Z)
• Exploring Power Side-Channel Challenges in Embedded Systems Security [10.405450049853624]
  Power side-channel (PSC) attacks are widely used in embedded microcontrollers, particularly in cryptographic applications. This paper systematically analyzes these challenges and introduces a novel signal-processing method that addresses key limitations. We validate the proposed approach through experiments on real-world black-box embedded devices, verifying its potential to expand its usage in various embedded systems security applications.
  arXiv  Detail & Related papers  (2024-10-15T12:51:37Z)
• SPOQchain: Platform for Secure, Scalable, and Privacy-Preserving Supply Chain Tracing and Counterfeit Protection [46.68279506084277]
  This work proposes SPOQchain, a novel blockchain-based platform that provides comprehensive traceability and originality verification. It provides an analysis of privacy and security aspects, demonstrating the need and qualification of SPOQchain for the future of supply chain tracing.
  arXiv  Detail & Related papers  (2024-08-30T07:15:43Z)
• Physical Layer Deception with Non-Orthogonal Multiplexing [52.11755709248891]
  We propose a novel framework of physical layer deception (PLD) to actively counteract wiretapping attempts. PLD combines PLS with deception technologies to actively counteract wiretapping attempts. We prove the validity of the PLD framework with in-depth analyses and demonstrate its superiority over conventional PLS approaches.
  arXiv  Detail & Related papers  (2024-06-30T16:17:39Z)
• UWBAD: Towards Effective and Imperceptible Jamming Attacks Against UWB Ranging Systems with COTS Chips [26.700637755088906]
  We present a practical jamming attack, namely UWBAD, against commercial UWB ranging systems. UWBAD exploits the vulnerability of the adoption of the normalized cross-correlation process in UWB ranging systems. We successfully conducted real attacks against commercial UWB ranging systems from the three largest UWB chip vendors on the market.
  arXiv  Detail & Related papers  (2024-06-30T12:42:11Z)
• Hardware-based stack buffer overflow attack detection on RISC-V architectures [42.170149806080204]
  This work evaluates how well hardware-based approaches detect stack buffer overflow (SBO) attacks in RISC-V systems. We conducted simulations on the PULP platform and examined micro-architecture events using semi-supervised anomaly detection techniques.
  arXiv  Detail & Related papers  (2024-06-12T08:10:01Z)
• Evaluating Vulnerability of Chiplet-Based Systems to Contactless Probing Techniques [2.8823932597429205]
  We evaluate the exposure of chiplets to probing by applying laser contactless probing techniques to a chiplet-based AMD/Xilinx VU9P FPGA. We identify and map interposer wire drivers and show that probing them is easier compared to probing internal nodes.
  arXiv  Detail & Related papers  (2024-05-23T17:38:13Z)
• RTL Interconnect Obfuscation By Polymorphic Switch Boxes For Secure Hardware Generation [0.0]
  We present an interconnect obfuscation scheme at the Register-Transfer Level (RTL) using Switch Boxes (SBs) constructed of Polymorphic Transistors. A polymorphic SB can be designed using the same transistor count as its Complementary-Metal-Oxide-Semiconductor based counterpart.
  arXiv  Detail & Related papers  (2024-04-11T01:42:01Z)
• SCARF: Securing Chips with a Robust Framework against Fabrication-time Hardware Trojans [1.8980236415886387]
  Hardware Trojans (HTs) can be introduced during IC fabrication. We propose a comprehensive approach to enhance IC security from front-end to back-end stages of design.
  arXiv  Detail & Related papers  (2024-02-19T14:18:08Z)
• Fight Hardware with Hardware: System-wide Detection and Mitigation of Side-Channel Attacks using Performance Counters [45.493130647468675]
  We present a kernel-level infrastructure that allows system-wide detection of malicious applications attempting to exploit cache-based side-channel attacks. This infrastructure relies on hardware performance counters to collect information at runtime from all applications running on the machine. High-level detection metrics are derived from these measurements to maximize the likelihood of promptly detecting a malicious application.
  arXiv  Detail & Related papers  (2024-02-18T15:45:38Z)
• Designing Secure Interconnects for Modern Microelectronics: From SoCs to Emerging Chiplet-Based Architectures [0.0]
  Research focuses on securing Network-on-Chip (NoC) interconnects in System-on-Chip (SoC) architectures.<n>Research builds on two methodologies: ObNoCs and POTENT.<n>New challenges, such as safeguarding inter-chiplet communication and interposer design, are addressed through enhanced obfuscation, authentication, and encryption mechanisms.
  arXiv  Detail & Related papers  (2023-07-11T21:49:45Z)
• Grad-FEC: Unequal Loss Protection of Deep Features in Collaborative Intelligence [27.135997578218486]
  Collaborative intelligence (CI) involves dividing an artificial intelligence (AI) model into two parts: front-end, to be deployed on an edge device, and back-end, to be deployed in the cloud. The deep feature tensors produced by the front-end are transmitted to the cloud through a communication channel, which may be subject to packet loss. We propose a novel approach to enhance the resilience of the CI system in the presence of packet loss through Unequal Loss Protection (ULP)
  arXiv  Detail & Related papers  (2023-07-04T17:49:46Z)
• Security Closure of IC Layouts Against Hardware Trojans [18.509106432984094]
  We propose a multiplexer-based logic-locking scheme that is (i) devised for layout-level Trojan prevention, (ii) resilient against state-of-the-art, oracle-less machine learning attacks, and (iii) fully integrated into a tailored, yet generic, commercial-grade design flow. We show that ours can render layouts resilient, with reasonable overheads, against Trojan insertion in general and also against second-order attacks (i.e., adversaries seeking to bypass the locking defense in an oracle-less setting)
  arXiv  Detail & Related papers  (2022-11-15T09:17:49Z)

This list is automatically generated from the titles and abstracts of the papers in this site.

This site does not guarantee the quality of this site (including all information) and is not responsible for any consequences.