Forensics of Error Rates of Quantum Hardware

• URL: http://arxiv.org/abs/2505.11706v1
• Date: Fri, 16 May 2025 21:25:12 GMT
• Title: Forensics of Error Rates of Quantum Hardware
• Abstract summary: We estimate the error rate of the backend from the original and transpiled circuit.<n>For the forensics, we exploit the fact that qubit mapping and routing steps of the transpilation process select qubits and qubit pairs with less single qubit and two-qubit gate errors.
• Score: 2.348041867134616
• License: http://creativecommons.org/licenses/by-nc-nd/4.0/
• Abstract: There has been a rise in third-party cloud providers offering quantum hardware as a service to improve performance at lower cost. Although these providers provide flexibility to the users to choose from several qubit technologies, quantum hardware, and coupling maps; the actual execution of the program is not clearly visible to the customer. The success of the user program, in addition to various other metadata such as cost, performance, & number of iterations to converge, depends on the error rate of the backend used. Moreover, the third-party provider and/or tools (e.g., hardware allocator and mapper) may hold insider/outsider adversarial agents to conserve resources and maximize profit by running the quantum circuits on error-prone hardware. Thus it is important to gain visibility of the backend from various perspectives of the computing process e.g., execution, transpilation and outcomes. In this paper, we estimate the error rate of the backend from the original and transpiled circuit. For the forensics, we exploit the fact that qubit mapping and routing steps of the transpilation process select qubits and qubit pairs with less single qubit and two-qubit gate errors to minimize overall error accumulation, thereby, giving us clues about the error rates of the various parts of the backend. We ranked qubit links into bins based on ECR error rates publicly available, and compared it to the rankings derived from our investigation of the relative frequency of a qubit link being chosen by the transpiler. For upto 83.5% of the qubit links in IBM Sherbrooke and 80% in IBM Brisbane, 127 qubit IBM backends, we are able to assign a bin rank which has a difference upto 2 with the bin rank assigned on the basis of actual error rate information.

Related papers

• A Graph-Based Forensic Framework for Inferring Hardware Noise of Cloud Quantum Backend [0.5352699766206807]
  Cloud quantum platforms give users access to many backends with different qubit technologies, coupling layouts, and noise levels.<n>Execution of a circuit depends on internal allocation and routing policies that are not observable to the user.<n>We introduce a Graph Neural Network (GNN)-based forensic framework that predicts per-qubit and per-qubit link error rates of an unseen backend.
  arXiv  Detail & Related papers  (2025-12-16T16:17:04Z)
• Impact of Error Rate Misreporting on Resource Allocation in Multi-tenant Quantum Computing and Defense [2.348041867134616]
  Cloud-based quantum service providers allow multiple users to run programs on shared hardware concurrently.<n>Error-prone qubits can degrade computational accuracy asymmetrically for users sharing the hardware.
  arXiv  Detail & Related papers  (2025-04-05T21:20:01Z)
• Forensics of Transpiled Quantum Circuits [2.089191490381739]
  Many third-party cloud providers set up quantum hardware as a service to maximize performance at minimal cost.<n>There is little visibility to where the execution of the circuit is taking place.<n>We trace the coupling map of the hardware where the transpilation of the circuit took place from the transpiled program.
  arXiv  Detail & Related papers  (2024-12-25T16:10:34Z)
• On-Chip Hardware-Aware Quantization for Mixed Precision Neural Networks [52.97107229149988]
  We propose an On-Chip Hardware-Aware Quantization framework, performing hardware-aware mixed-precision quantization on deployed edge devices. For efficiency metrics, we built an On-Chip Quantization Aware pipeline, which allows the quantization process to perceive the actual hardware efficiency of the quantization operator. For accuracy metrics, we propose Mask-Guided Quantization Estimation technology to effectively estimate the accuracy impact of operators in the on-chip scenario.
  arXiv  Detail & Related papers  (2023-09-05T04:39:34Z)
• Optimal Qubit Reuse for Near-Term Quantum Computers [0.18188255328029254]
  Increasing support for mid-circuit measurements and qubit reset in near-term quantum computers enables qubit reuse. We introduce a formal model for qubit reuse optimization that delivers provably optimal solutions. We show improvements in the number of qubits and swap gate insertions, estimated success probability, and Hellinger fidelity of the investigated quantum circuits.
  arXiv  Detail & Related papers  (2023-07-31T23:15:45Z)
• Circuit Cutting with Non-Maximally Entangled States [59.11160990637615]
  Distributed quantum computing combines the computational power of multiple devices to overcome the limitations of individual devices. circuit cutting techniques enable the distribution of quantum computations through classical communication. Quantum teleportation allows the distribution of quantum computations without an exponential increase in shots. We propose a novel circuit cutting technique that leverages non-maximally entangled qubit pairs.
  arXiv  Detail & Related papers  (2023-06-21T08:03:34Z)
• Suppressing quantum circuit errors due to system variability [0.0]
  We present a quantum circuit optimization technique that takes into account the variability in error rates that is inherent across present day noisy quantum computing platforms. We show that it is possible to recover on average nearly of missing fidelity using better qubit selection via efficient to compute cost functions.
  arXiv  Detail & Related papers  (2022-09-30T15:00:38Z)
• Iterative Qubits Management for Quantum Index Searching in a Hybrid System [56.39703478198019]
  IQuCS aims at index searching and counting in a quantum-classical hybrid system. We implement IQuCS with Qiskit and conduct intensive experiments. Results demonstrate that it reduces qubits consumption by up to 66.2%.
  arXiv  Detail & Related papers  (2022-09-22T21:54:28Z)
• An entanglement-based volumetric benchmark for near-term quantum hardware [45.80648481065638]
  We introduce a benchmark for near-term quantum platforms based on the generation and verification of genuine entanglement across n-qubits. Our benchmark evaluates the robustness of multipartite and bipartite n-qubit entanglement with respect to many sources of hardware noise.
  arXiv  Detail & Related papers  (2022-09-01T18:27:41Z)
• Measuring NISQ Gate-Based Qubit Stability Using a 1+1 Field Theory and Cycle Benchmarking [50.8020641352841]
  We study coherent errors on a quantum hardware platform using a transverse field Ising model Hamiltonian as a sample user application. We identify inter-day and intra-day qubit calibration drift and the impacts of quantum circuit placement on groups of qubits in different physical locations on the processor. This paper also discusses how these measurements can provide a better understanding of these types of errors and how they may improve efforts to validate the accuracy of quantum computations.
  arXiv  Detail & Related papers  (2022-01-08T23:12:55Z)
• Fault-tolerant parity readout on a shuttling-based trapped-ion quantum computer [64.47265213752996]
  We experimentally demonstrate a fault-tolerant weight-4 parity check measurement scheme. We achieve a flag-conditioned parity measurement single-shot fidelity of 93.2(2)%. The scheme is an essential building block in a broad class of stabilizer quantum error correction protocols.
  arXiv  Detail & Related papers  (2021-07-13T20:08:04Z)
• Qubit Readout Error Mitigation with Bit-flip Averaging [0.0]
  We present a scheme to more efficiently mitigate qubit readout errors on quantum hardware. Our scheme removes biases in the readout errors allowing a general error model to be built with far fewer calibration measurements. Our approach can be combined with, and simplify, other mitigation methods allowing tractable mitigation even for large numbers of qubits.
  arXiv  Detail & Related papers  (2021-06-10T15:08:06Z)
• Fault-tolerant Coding for Quantum Communication [71.206200318454]
  encode and decode circuits to reliably send messages over many uses of a noisy channel. For every quantum channel $T$ and every $eps>0$ there exists a threshold $p(epsilon,T)$ for the gate error probability below which rates larger than $C-epsilon$ are fault-tolerantly achievable. Our results are relevant in communication over large distances, and also on-chip, where distant parts of a quantum computer might need to communicate under higher levels of noise.
  arXiv  Detail & Related papers  (2020-09-15T15:10:50Z)
• Deterministic correction of qubit loss [48.43720700248091]
  Loss of qubits poses one of the fundamental obstacles towards large-scale and fault-tolerant quantum information processors. We experimentally demonstrate the implementation of a full cycle of qubit loss detection and correction on a minimal instance of a topological surface code.
  arXiv  Detail & Related papers  (2020-02-21T19:48:53Z)

This list is automatically generated from the titles and abstracts of the papers in this site.

This site does not guarantee the quality of this site (including all information) and is not responsible for any consequences.