A Vertically Integrated Framework for Templatized Chip Design

• URL: http://arxiv.org/abs/2512.10155v1
• Date: Wed, 10 Dec 2025 23:32:50 GMT
• Title: A Vertically Integrated Framework for Templatized Chip Design
• Authors: Jeongeun Kim, Christopher Torng,
• Abstract summary: This work investigates how a chip can be generated from a high-level object-oriented software specification.<n>In our approach, each software object is represented as a corresponding region on the die, producing a one-to-one structural mapping.<n>We further examine hardware interconnect strategies for composing many such modules and develop layout techniques suited to this object-aligned design style.
• Score: 0.8461902951025544
• License: http://arxiv.org/licenses/nonexclusive-distrib/1.0/
• Abstract: Developers who primarily engage with software often struggle to incorporate custom hardware into their applications, even though specialized silicon can provide substantial benefits to machine learning and AI, as well as to the application domains that they enable. This work investigates how a chip can be generated from a high-level object-oriented software specification, targeting introductory-level chip design learners with only very light performance requirements, while maintaining mental continuity between the chip layout and the software source program. In our approach, each software object is represented as a corresponding region on the die, producing a one-to-one structural mapping that preserves these familiar abstractions throughout the design flow. To support this mapping, we employ a modular construction strategy in which vertically composed IP blocks implement the behavioral protocols expressed in software. A direct syntactic translation, however, cannot meet hardware-level efficiency or communication constraints. For this reason, we leverage formal type systems based on sequences that check whether interactions between hardware modules adhere to the communication patterns described in the software model. We further examine hardware interconnect strategies for composing many such modules and develop layout techniques suited to this object-aligned design style. Together, these contributions preserve mental continuity from software to chip design for new learners and enables practical layout generation, ultimately reducing the expertise required for software developers to participate in chip creation.

Related papers

• Hardware Co-Design Scaling Laws via Roofline Modelling for On-Device LLMs [49.99513618431772]
  We propose a hardware co-design law that captures model accuracy and inference performance.<n>We empirically evaluate 1,942 candidate architectures on NVIDIA Jetson Orin.<n>Our architecture achieves 19.42% lower perplexity on WikiText-2.
  arXiv  Detail & Related papers  (2026-02-10T23:51:00Z)
• RulePlanner: All-in-One Reinforcement Learner for Unifying Design Rules in 3D Floorplanning [49.812879456944984]
  Floorplanning determines the coordinate and shape of each module in Integrated Circuits.<n>Current methods are only capable of handling specific and limited design rules.<n>We propose an all-in-one deep reinforcement learning-based approach to tackle these challenges.
  arXiv  Detail & Related papers  (2026-01-30T02:41:48Z)
• Knowledge-Guided Multi-Agent Framework for Application-Level Software Code Generation [47.691865459572995]
  This paper envisions a Knowledge-Guided Application-Level Code Generation framework named KGACG.<n> KGACG aims to trans- form software requirements specification and architectural design document into executable code.
  arXiv  Detail & Related papers  (2025-10-22T03:10:58Z)
• MAHL: Multi-Agent LLM-Guided Hierarchical Chiplet Design with Adaptive Debugging [30.305211001929496]
  Large Language Models (LLMs) are promising to extend their abilities to 2.5D integration.<n>LLMs face challenges such as flatten design, high validation cost and imprecise parameter optimization.<n>We propose MAHL, a hierarchical LLM-based chiplet design generation framework.
  arXiv  Detail & Related papers  (2025-08-08T05:47:31Z)
• QiMeng: Fully Automated Hardware and Software Design for Processor Chip [34.753440793174626]
  We propose QiMeng, a novel system for fully automated hardware and software design of processor chips.<n>In the bottom-layer, we construct a domain-specific Large Processor Chip Model (LPCM) that introduces novel designs in architecture, training, and inference.<n>In the middle-layer, leveraging the LPCM's knowledge representation and inference capabilities, we develop the Hardware Design Agent and the Software Design Agent.
  arXiv  Detail & Related papers  (2025-06-05T13:17:50Z)
• Designing and Implementing a Generator Framework for a SIMD Abstraction Library [53.84310825081338]
  We present TSLGen, a novel end-to-end framework for generating an SIMD abstraction library. We show that our framework is comparable to existing libraries, and we achieve the same performance results.
  arXiv  Detail & Related papers  (2024-07-26T13:25:38Z)
• Skills Composition Framework for Reconfigurable Cyber-Physical Production Modules [44.99833362998488]
  This paper proposes a framework for skills' composition and execution in skill-based reconfigurable cyber-physical production modules. It is based on distributed Behavior trees (BTs) and provides good integration between low-level devices' specific code and AI-based task-oriented frameworks.
  arXiv  Detail & Related papers  (2024-05-22T12:56:05Z)
• CARLOS: An Open, Modular, and Scalable Simulation Framework for the Development and Testing of Software for C-ITS [0.0]
  We propose CARLOS - an open, modular, and scalable simulation framework for the development and testing of software in C-ITS. We provide core building blocks for this framework and explain how it can be used and extended by the community. In our paper, we motivate the architecture by describing important design principles and showcasing three major use cases.
  arXiv  Detail & Related papers  (2024-04-02T10:48:36Z)
• ChatDev: Communicative Agents for Software Development [84.90400377131962]
  ChatDev is a chat-powered software development framework in which specialized agents are guided in what to communicate. These agents actively contribute to the design, coding, and testing phases through unified language-based communication.
  arXiv  Detail & Related papers  (2023-07-16T02:11:34Z)
• Improving Compositionality of Neural Networks by Decoding Representations to Inputs [83.97012077202882]
  We bridge the benefits of traditional and deep learning programs by jointly training a generative model to constrain neural network activations to "decode" back to inputs. We demonstrate applications of decodable representations to out-of-distribution detection, adversarial examples, calibration, and fairness.
  arXiv  Detail & Related papers  (2021-06-01T20:07:16Z)
• Software-Hardware Co-Optimization for Computational Chemistry on Superconducting Quantum Processors [4.084801767163807]
  We show that significant new optimizations can be discovered by co-designing the application, compiler, and hardware. We leverage Pauli strings to identify critical program components that can be used to compress program size with minimal loss of accuracy. We also leverage the structure of Pauli string simulation circuits to tailor a novel hardware architecture and compiler, leading to significant execution overhead reduction by up to 99%.
  arXiv  Detail & Related papers  (2021-05-15T03:45:26Z)
• Learned Hardware/Software Co-Design of Neural Accelerators [20.929918108940093]
  Deep learning software stacks and hardware accelerators are diverse and vast. Prior work considers software optimizations separately from hardware architectures, effectively reducing the search space. This paper casts the problem as hardware/software co-design, with the goal of automatically identifying desirable points in the joint design space.
  arXiv  Detail & Related papers  (2020-10-05T15:12:52Z)

This list is automatically generated from the titles and abstracts of the papers in this site.

This site does not guarantee the quality of this site (including all information) and is not responsible for any consequences.