QiMeng: Fully Automated Hardware and Software Design for Processor Chip

• URL: http://arxiv.org/abs/2506.05007v1
• Date: Thu, 05 Jun 2025 13:17:50 GMT
• Title: QiMeng: Fully Automated Hardware and Software Design for Processor Chip
• Authors: Rui Zhang, Yuanbo Wen, Shuyao Cheng, Di Huang, Shaohui Peng, Jiaming Guo, Pengwei Jin, Jiacheng Zhao, Tianrui Ma, Yaoyu Zhu, Yifan Hao, Yongwei Zhao, Shengwen Liang, Ying Wang, Xing Hu, Zidong Du, Huimin Cui, Ling Li, Qi Guo, Yunji Chen,
• Abstract summary: We propose QiMeng, a novel system for fully automated hardware and software design of processor chips.<n>In the bottom-layer, we construct a domain-specific Large Processor Chip Model (LPCM) that introduces novel designs in architecture, training, and inference.<n>In the middle-layer, leveraging the LPCM's knowledge representation and inference capabilities, we develop the Hardware Design Agent and the Software Design Agent.
• Score: 34.753440793174626
• License: http://creativecommons.org/licenses/by/4.0/
• Abstract: Processor chip design technology serves as a key frontier driving breakthroughs in computer science and related fields. With the rapid advancement of information technology, conventional design paradigms face three major challenges: the physical constraints of fabrication technologies, the escalating demands for design resources, and the increasing diversity of ecosystems. Automated processor chip design has emerged as a transformative solution to address these challenges. While recent breakthroughs in Artificial Intelligence (AI), particularly Large Language Models (LLMs) techniques, have opened new possibilities for fully automated processor chip design, substantial challenges remain in establishing domain-specific LLMs for processor chip design. In this paper, we propose QiMeng, a novel system for fully automated hardware and software design of processor chips. QiMeng comprises three hierarchical layers. In the bottom-layer, we construct a domain-specific Large Processor Chip Model (LPCM) that introduces novel designs in architecture, training, and inference, to address key challenges such as knowledge representation gap, data scarcity, correctness assurance, and enormous solution space. In the middle-layer, leveraging the LPCM's knowledge representation and inference capabilities, we develop the Hardware Design Agent and the Software Design Agent to automate the design of hardware and software for processor chips. Currently, several components of QiMeng have been completed and successfully applied in various top-layer applications, demonstrating significant advantages and providing a feasible solution for efficient, fully automated hardware/software design of processor chips. Future research will focus on integrating all components and performing iterative top-down and bottom-up design processes to establish a comprehensive QiMeng system.

Related papers

• The Role of Advanced Computer Architectures in Accelerating Artificial Intelligence Workloads [0.0]
  The remarkable progress in Artificial Intelligence (AI) is foundation-ally linked to a concurrent revolution in computer architecture.<n>As AI models, particularly Deep Neural Networks (DNNs), have grown in complexity, their massive computational demands have pushed traditional architectures to their limits.<n>This paper provides a structured review of this co-evolution, analyzing the architectural landscape designed to accelerate modern AI workloads.
  arXiv  Detail & Related papers  (2025-11-13T06:26:39Z)
• Hey AI, Generate Me a Hardware Code! Agentic AI-based Hardware Design & Verification [2.8236458753814233]
  This paper presents an agentic AI-based approach to hardware design verification.<n>Agentic AI-based approach empowers AI agents, in collaboration with Humain-in-the-Loop (HITL) intervention, to engage in a more dynamic, iterative, and self-reflective process.<n>This methodology is evaluated on five open-source designs, achieving over 95% coverage with reduced verification time.
  arXiv  Detail & Related papers  (2025-07-03T14:20:57Z)
• Hardware Design and Security Needs Attention: From Survey to Path Forward [8.165279651848923]
  Recent advances in attention-based artificial intelligence (AI) models have unlocked vast potential to automate digital hardware design.<n>This study explores the commercial and academic landscape, highlighting technical hurdles and future prospects for automating hardware design and security.
  arXiv  Detail & Related papers  (2025-04-11T03:48:57Z)
• Challenges and Paths Towards AI for Software Engineering [55.95365538122656]
  We discuss progress in AI for software engineering in threefold manner.<n>First, we provide a structured taxonomy of concrete tasks in AI for software engineering.<n>Second, we outline several key bottlenecks that limit current approaches.
  arXiv  Detail & Related papers  (2025-03-28T17:17:57Z)
• A quantitative framework for evaluating architectural patterns in ML systems [49.1574468325115]
  This study proposes a framework for quantitative assessment of architectural patterns in ML systems.<n>We focus on scalability and performance metrics for cost-effective CPU-based inference.
  arXiv  Detail & Related papers  (2025-01-20T15:30:09Z)
• Artificial Intelligence for Quantum Computing [30.639337493477242]
  Quantum computing is a prime candidate for AI's data-driven learning capabilities. Bringing leading techniques from AI to QC requires drawing on expertise from arguably two of the most advanced and esoteric areas of computer science. This paper reviews how state-of-the-art AI techniques are already advancing challenges across the hardware and software stack needed to develop useful QC.
  arXiv  Detail & Related papers  (2024-11-14T02:11:16Z)
• Overview of Current Challenges in Multi-Architecture Software Engineering and a Vision for the Future [0.0]
  The presented system architecture is based on the concept of dynamic, knowledge graph-based WebAssembly Twins. The resulting systems are to possess advanced autonomous capabilities, with full transparency and controllability by the end user.
  arXiv  Detail & Related papers  (2024-10-28T13:03:09Z)
• Using the Abstract Computer Architecture Description Language to Model AI Hardware Accelerators [77.89070422157178]
  Manufacturers of AI-integrated products face a critical challenge: selecting an accelerator that aligns with their product's performance requirements. The Abstract Computer Architecture Description Language (ACADL) is a concise formalization of computer architecture block diagrams. In this paper, we demonstrate how to use the ACADL to model AI hardware accelerators, use their ACADL description to map DNNs onto them, and explain the timing simulation semantics to gather performance results.
  arXiv  Detail & Related papers  (2024-01-30T19:27:16Z)
• The Basis of Design Tools for Quantum Computing: Arrays, Decision Diagrams, Tensor Networks, and ZX-Calculus [55.58528469973086]
  Quantum computers promise to efficiently solve important problems classical computers never will. A fully automated quantum software stack needs to be developed. This work provides a look "under the hood" of today's tools and showcases how these means are utilized in them, e.g., for simulation, compilation, and verification of quantum circuits.
  arXiv  Detail & Related papers  (2023-01-10T19:00:00Z)
• Automated Machine Learning: A Case Study on Non-Intrusive Appliance Load Monitoring [81.06807079998117]
  We propose a novel approach to enable Automated Machine Learning (AutoML) for Non-Intrusive Appliance Load Monitoring (NIALM)<n>NIALM offers a cost-effective alternative to smart meters for measuring the energy consumption of electric devices and appliances.
  arXiv  Detail & Related papers  (2022-03-06T10:12:56Z)
• Enabling Cross-Domain Communication: How to Bridge the Gap between AI and HW Engineers [0.17205106391379021]
  A key issue in system design is the lack of communication between hardware, software and domain expert. Recent research work shows progress in automatic HW/SW co-design flows of neural accelerators. This position paper discusses possibilities how to establish such a methodology for systems that include (reconfigurable) dedicated accelerators.
  arXiv  Detail & Related papers  (2021-04-08T14:05:15Z)
• Enabling Design Methodologies and Future Trends forEdge AI: Specialization and Co-design [37.54971466190214]
  We provide a comprehensive survey of the latest enabling design methodologies that span the entire edge AI development stack. We suggest that the key methodologies for effective edge AI development are single-layer specialization and cross-layer co-design.
  arXiv  Detail & Related papers  (2021-03-25T16:29:55Z)
• Technology Readiness Levels for Machine Learning Systems [107.56979560568232]
  Development and deployment of machine learning systems can be executed easily with modern tools, but the process is typically rushed and means-to-an-end. We have developed a proven systems engineering approach for machine learning development and deployment. Our "Machine Learning Technology Readiness Levels" framework defines a principled process to ensure robust, reliable, and responsible systems.
  arXiv  Detail & Related papers  (2021-01-11T15:54:48Z)

This list is automatically generated from the titles and abstracts of the papers in this site.

This site does not guarantee the quality of this site (including all information) and is not responsible for any consequences.