PCBSchemaGen: Constraint-Guided Schematic Design via LLM for Printed Circuit Boards (PCB)

• URL: http://arxiv.org/abs/2602.00510v1
• Date: Sat, 31 Jan 2026 04:39:43 GMT
• Title: PCBSchemaGen: Constraint-Guided Schematic Design via LLM for Printed Circuit Boards (PCB)
• Abstract summary: Printed Circuit Board (PCB) schematic design plays an essential role in all areas of electronic industries.<n>We introduce PCBGen, the first training-free framework for PCB schematic design that comprises LLM agent and Constraint synthesis.<n>Results demonstrate that PCBGen significantly improves design accuracy and computational efficiency.
• Score: 4.9615245990668795
• License: http://arxiv.org/licenses/nonexclusive-distrib/1.0/
• Abstract: Printed Circuit Board (PCB) schematic design plays an essential role in all areas of electronic industries. Unlike prior works that focus on digital or analog circuits alone, PCB design must handle heterogeneous digital, analog, and power signals while adhering to real-world IC packages and pin constraints. Automated PCB schematic design remains unexplored due to the scarcity of open-source data and the absence of simulation-based verification. We introduce PCBSchemaGen, the first training-free framework for PCB schematic design that comprises LLM agent and Constraint-guided synthesis. Our approach makes three contributions: 1. an LLM-based code generation paradigm with iterative feedback with domain-specific prompts. 2. a verification framework leveraging a real-world IC datasheet derived Knowledge Graph (KG) and Subgraph Isomorphism encoding pin-role semantics and topological constraints. 3. an extensive experiment on 23 PCB schematic tasks spanning digital, analog, and power domains. Results demonstrate that PCBSchemaGen significantly improves design accuracy and computational efficiency.

Related papers

• OmniRouting: A Semantic-Coupled Multimodal Benchmark for Constraint-Aware Spatial Reasoning in PCB Routing [20.15982786578097]
  We introduce OmniRouting, the first large-scale benchmark designed to evaluate large language models (LLMs) on printed-circuit-board (PCB) routing reasoning.<n> OmniRouting contains 1,681 industrial-grade schematic-coupled PCB designs, including board geometries, routable component placements by human engineers, footprints, pad locations, netlists, stackup information, and routing constraints.<n>Our results reveal substantial limitations of current LMMs in PCB routing, including weak path-planning capabilities, poor adherence to design-rule constraints, and inconsistent preservation of electrical functionality.
  arXiv  Detail & Related papers  (2026-08-05T04:24:51Z)
• OmniLayout: A Schematic-Coupled Multimodal Benchmark for Constraint-Aware Geometric Reasoning in PCB Layout [16.163813216965657]
  Large language models (LLMs) have demonstrated remarkable progress in 3D reasoning, grounding, and fine-grained understanding.<n>Their ability to reason about densely packed object placement under strict geometric and functional constraints remains largely unexplored.<n>We introduce Omni, the first benchmark designed to evaluate LLMs on printed-circuit-board (PCB) layout placement.
  arXiv  Detail & Related papers  (2026-07-03T12:26:58Z)
• SINA: A Fully Automated Circuit Schematic Image to Netlist Generator Using Artificial Intelligence [0.0]
  We propose SINA, an open-source circuit schematic image-to-netlist generator.<n> SINA handles both IC- and PCB-level schematics and incorporates dedicated crossing-wires detection.<n>Our experiments demonstrate an overall netlist generation accuracy of 96.67%, which is 2.72x higher compared to state-of-the-art approaches.
  arXiv  Detail & Related papers  (2026-07-02T02:24:00Z)
• pcbGPT: Automatic PCB Schematic Synthesis from Natural Language Requirements [5.338311084575534]
  We present pcbGPT, a system for generating editable KiCad schematics from natural-language specifications.<n>We evaluate the system on 20 embedded-generation tasks with reference implementations, required components, and interface constraints.
  arXiv  Detail & Related papers  (2026-05-31T12:07:50Z)
• SchGen: PCB Schematic Generation with Semantic-Grounded Code Representations [14.65619005733256]
  This paper presents SchGen, the first large language model that generates editable PCB schematics from natural-language requests.<n>Current schematic formats are dominated by verbose, tool-specific syntax and geometry-heavy descriptions.<n>We introduce a semantically grounded code representation that encodes schematic editing primitives with relative placement and pin-name-based wiring.
  arXiv  Detail & Related papers  (2026-05-28T17:59:50Z)
• Agentic Planning with Reasoning for Image Styling via Offline RL [66.10749901925941]
  Direct prompt-based editing fails on complex transformations because vague and subjective prompts often require nuanced understanding of what should be changed in the image.<n>We present a tool-based agentic RL post-training framework that addresses this through structured planning with chain-of-thought reasoning.
  arXiv  Detail & Related papers  (2026-03-07T11:14:37Z)
• RulePlanner: All-in-One Reinforcement Learner for Unifying Design Rules in 3D Floorplanning [49.812879456944984]
  Floorplanning determines the coordinate and shape of each module in Integrated Circuits.<n>Current methods are only capable of handling specific and limited design rules.<n>We propose an all-in-one deep reinforcement learning-based approach to tackle these challenges.
  arXiv  Detail & Related papers  (2026-01-30T02:41:48Z)
• CircuitLM: A Multi-Agent LLM-Aided Design Framework for Generating Circuit Schematics from Natural Language Prompts [0.5219568203653523]
  Large language models (LLMs) often hallucinate in granular details, violate electrical constraints, and produce non-machine-readable outputs.<n>We present CircuitLM, a novel multi-agent LLM-aided circuit design pipeline that translates user prompts into structured, visually interpretable CircuitJSON schematics.<n>This work bridges natural language input to deployable hardware designs, enabling reliable circuit prototyping by non-experts.
  arXiv  Detail & Related papers  (2026-01-08T02:18:43Z)
• TypedSchematics: A Block-based PCB Design Tool with Real-time Detection of Common Connection Errors [2.205829309604458]
  Reuse of circuit design blocks is a major preventing factor inhibiting beginners from reusing designs made by experts.<n>We propose Typedtics, a block-based PCB design tool that supports beginners to create their own PCBs.
  arXiv  Detail & Related papers  (2025-09-18T03:26:01Z)
• Graph Neural Networks for Automatic Addition of Optimizing Components in Printed Circuit Board Schematics [1.49199020343864]
  An important task is to optimize drafts by adding components that improve the robustness and reliability of the circuit.<n>We present an approach for automating the addition of new components into PCB schematics by representing them as bipartite graphs and utilizing a node pair prediction model based on Graph Neural Networks (GNNs)<n>We show that GNNs can solve these problems with high accuracy and demonstrate that our approach offers the potential to automate PCB design optimizations in a time- and cost-efficient manner.
  arXiv  Detail & Related papers  (2025-06-12T11:12:18Z)
• PCB Renewal: Iterative Reuse of PCB Substrates for Sustainable Electronic Making [10.738063208766288]
  PCB (printed circuit board) substrates are often single-use, leading to material waste in electronics making.<n>We introduce PCB Renewal, a novel technique that "erases" and "reconfigures" PCB traces by selectively depositing conductive epoxy onto outdated areas.
  arXiv  Detail & Related papers  (2025-02-18T19:29:09Z)
• Benchmarking End-To-End Performance of AI-Based Chip Placement Algorithms [77.71341200638416]
  ChiPBench is a benchmark designed to evaluate the effectiveness of AI-based chip placement algorithms.<n>We have gathered 20 circuits from various domains (e.g., CPU, GPU, and microcontrollers) for evaluation.<n>Results show that even if intermediate metric of a single-point algorithm is dominant, the final PPA results are unsatisfactory.
  arXiv  Detail & Related papers  (2024-07-03T03:29:23Z)
• LLM4EDA: Emerging Progress in Large Language Models for Electronic Design Automation [74.7163199054881]
  Large Language Models (LLMs) have demonstrated their capability in context understanding, logic reasoning and answer generation. We present a systematic study on the application of LLMs in the EDA field. We highlight the future research direction, focusing on applying LLMs in logic synthesis, physical design, multi-modal feature extraction and alignment of circuits.
  arXiv  Detail & Related papers  (2023-12-28T15:09:14Z)
• CktGNN: Circuit Graph Neural Network for Electronic Design Automation [67.29634073660239]
  This paper presents a Circuit Graph Neural Network (CktGNN) that simultaneously automates the circuit topology generation and device sizing. We introduce Open Circuit Benchmark (OCB), an open-sourced dataset that contains $10$K distinct operational amplifiers. Our work paves the way toward a learning-based open-sourced design automation for analog circuits.
  arXiv  Detail & Related papers  (2023-08-31T02:20:25Z)
• Efficient Quantum Circuit Design with a Standard Cell Approach, with an Application to Neutral Atom Quantum Computers [45.66259474547513]
  We design quantum circuits by using the standard cell approach borrowed from classical circuit design. We present evidence that, when compared with automatic routing methods, our layout-aware routers are significantly faster and achieve shallower 3D circuits.
  arXiv  Detail & Related papers  (2022-06-10T10:54:46Z)
• Proximal Policy Optimization-based Transmit Beamforming and Phase-shift Design in an IRS-aided ISAC System for the THz Band [90.45915557253385]
  IRS-aided integrated sensing and communications (ISAC) system operating in the terahertz (THz) band is proposed to maximize the system capacity. Transmit beamforming and phase-shift design are transformed into a universal optimization problem with ergodic constraints.
  arXiv  Detail & Related papers  (2022-03-21T09:15:18Z)
• Automatic digital twin data model generation of building energy systems from piping and instrumentation diagrams [58.720142291102135]
  We present an approach to recognize symbols and connections of P&ID from buildings in a completely automated way. We apply algorithms for symbol recognition, line recognition and derivation of connections to the data sets. The approach can be used in further processes like control generation, (distributed) model predictive control or fault detection.
  arXiv  Detail & Related papers  (2021-08-31T15:09:39Z)

This list is automatically generated from the titles and abstracts of the papers in this site.

This site does not guarantee the quality of this site (including all information) and is not responsible for any consequences.