A Semantic Quantum Circuit Cache for Scalable and Distributed Quantum-Classical Workflows
- URL: http://arxiv.org/abs/2604.26788v1
- Date: Wed, 29 Apr 2026 15:21:51 GMT
- Title: A Semantic Quantum Circuit Cache for Scalable and Distributed Quantum-Classical Workflows
- Abstract summary: Quantum Circuit Cache is a content-addressable system that detects semantic equivalence and reuses previously computed results.<n>Our approach combines ZX-calculus reduction with isomorphism-invariant Weisfeiler-Leman graph hashing to generate deterministic circuit identifiers.
- Score: 0.45880283710344066
- License: http://creativecommons.org/licenses/by/4.0/
- Abstract: Hybrid quantum--classical workflows often execute large ensembles of circuits that differ syntactically but implement identical operations, leading to substantial redundant computation. To address this, we introduce the Quantum Circuit Cache, a content-addressable system that detects semantic equivalence and reuses previously computed results across executions, backends, and workflow stages. Our approach combines ZX-calculus reduction with isomorphism-invariant Weisfeiler--Leman graph hashing to generate deterministic circuit identifiers, enabling constant-time lookup in distributed caches supporting both lightweight LMDB and scalable Redis deployments. The system integrates transparently into hybrid HPC workflows and remains backend-agnostic across CPU, GPU, and QPU environments. We evaluate the system on MareNostrum 5 with two representative workloads: distributed wire cutting and Differential Evolution-based QAOA optimization. For wire cutting, caching eliminates up to 91.98% of redundant subcircuit simulations, yielding speedups up to 7.0 times on a single node and maintaining advantages at scale, with Redis-based caching achieving up to 1.6 times speedups under high parallelism. Validation on a 35-qubit superconducting QPU confirms these benefits, achieving an 11.2 times speedup on real hardware. In distributed QAOA optimization, equivalence-aware caching avoids up to 27.6% of circuit evaluations and consistently reduces execution cost without altering the optimization algorithm. In both cases, reuse grows with concurrency and circuit structure, highlighting redundancy as a major systems bottleneck and demonstrating the effectiveness of our Quantum Circuit Cache.
Related papers
- Accelerating Unified Multimodal Models with Core-Expansion Routing and Unified Computation Scheduling [61.28599393707943]
Unified multimodal models jointly support understanding and generation, but incur substantial redundant computation across tokens, layers, and generation timesteps.<n>We propose a task-shared core scorer and progress-conditioned generation expansions, optimized through generation decomposition and cross-task core alignment.<n> Experiments on two representative UMM architectures demonstrate consistent quality--efficiency improvements across both tasks, retaining 98.03% of dense understanding performance with a 1.93times$ end-to-end inference speedup.
arXiv Detail & Related papers (2026-08-29T14:27:55Z) - Memory-, Circuit-, and Ansatz-Efficient VQLS for CFD on Hybrid Quantum-HPC Systems [3.35574311497019]
Fluid dynamics workloads are dominated by repeated solves of large, structured linear systems.<n>VQLS is a leading near-term candidate, but practical deployment on hybrid quantum--high-performance computing systems faces three persistent challenges.<n>We benchmark four matrix-encoding strategies and show that the FWHT approach reduces peak memory by up to $1298times$ on an $11times 11$ Hele--Shaw grid.<n>We deploy full workflow on the OLCF Frontier supercomputer and successfully simulate a 15-bit tridiagonal Toeplitz system on a single node.
arXiv Detail & Related papers (2026-08-10T14:37:59Z) - EFaaS: A Quantum-Classical Serverless Entangled Scheduler for Hybrid Variational Algorithms [2.3283624944570436]
Current quantum cloud access models are bottlenecked by decoupled batch-queues.<n>This delay inflates convergence time from minutes to hours and exposes fidelity to quantum hardware drift.<n>We propose EF, a novel serverless hardware reservations or state-oblivious stateless functions.
arXiv Detail & Related papers (2026-05-26T18:13:50Z) - OScaR: The Occam's Razor for Extreme KV Cache Quantization in LLMs and Beyond [50.440302567029654]
Multi-modal intelligence has made the Key-Value cache a dominant memory bottleneck for efficient deployment.<n>In this work, we revisit the inherent limitations of the per-channel quantization paradigm.<n>We propose OScaR, an accurate and lightweight KV cache compression framework for X-LLMs.
arXiv Detail & Related papers (2026-05-19T10:53:03Z) - AdaFuse: Accelerating Dynamic Adapter Inference via Token-Level Pre-Gating and Fused Kernel Optimization [84.25316984309725]
Integration of dynamic, sparse structures with parameter-efficient adapters (e.g., LoRA) is a powerful technique for enhancing Large Language Models (LLMs)<n>Despite minimal increases in computational load, the computation latency often skyrockets, leading to decoding speeds slowing by over 2.5 times.<n>AdaFuse is a framework built on a tight co-design between the algorithm and the underlying hardware system to enable efficient dynamic adapter execution.
arXiv Detail & Related papers (2026-03-12T12:46:42Z) - A Scalable Distributed Quantum Optimization Framework via Factor Graph Paradigm [46.08923284345648]
We introduce a structure-aware framework for distributed quantum optimization.<n>We find that for a search space of size $N$, our framework achieves $O(sqrtN)$ query complexity up to processors and separator dependent factors.<n>We show that structure-aware decomposition delivers a practical path to scalable distributed quantum optimization on quantum networks.
arXiv Detail & Related papers (2026-03-08T15:15:52Z) - Accelerating Controllable Generation via Hybrid-grained Cache [32.75230327622271]
Controllable generative models have been widely used to improve the realism of synthetic visual content.<n>We propose a Hybrid-Grained Cache (HGC) approach that reduces computational overhead by adopting cache strategies with different granularities at different computational stages.<n>We verify the effectiveness of HGC on four benchmark datasets, especially its advantages in balancing generation efficiency and visual quality.
arXiv Detail & Related papers (2025-11-14T07:35:50Z) - Spatial and temporal circuit cutting with hypergraphic partitioning [0.0]
This paper presents a hypergraph-based circuit cutting methodology suitable for both spatial and temporal scenarios.<n>By modeling quantum circuits as high-level hypergraphs, we apply partitionings such as Stoer-Wagner, Fiduccia-Mattheyses, and Kernighan-Lin.
arXiv Detail & Related papers (2025-04-12T20:31:07Z) - QuantCache: Adaptive Importance-Guided Quantization with Hierarchical Latent and Layer Caching for Video Generation [84.91431271257437]
Diffusion Transformers (DiTs) have emerged as a dominant architecture in video generation.<n>DiTs come with significant drawbacks, including increased computational and memory costs.<n>We propose QuantCache, a novel training-free inference acceleration framework.
arXiv Detail & Related papers (2025-03-09T10:31:51Z) - Quantum-Classical Computing via Tensor Networks [0.6086160084025234]
We introduce qTPU, a framework for scalable hybrid quantum-classical processing using tensor networks.
By leveraging our hybrid quantum circuit contraction method, we represent circuit execution as the contraction of a hybrid tensor network (h-TN)
The qTPU compiler automates efficient h-TN generation, optimizing the balance between estimated error and postprocessing overhead.
arXiv Detail & Related papers (2024-10-19T11:57:05Z) - Lazy Qubit Reordering for Accelerating Parallel State-Vector-based Quantum Circuit Simulation [0.0]
Two quantum operation scheduling methods are proposed for quantum circuit simulation.
The proposed methods reduce all-to-all communication caused by qubit reordering.
We develop these methods tailored for two primary procedures in variational quantum eigensolver (VQE) simulation.
arXiv Detail & Related papers (2024-10-05T18:20:37Z) - Compute Or Load KV Cache? Why Not Both? [6.982874528357836]
Cake is a novel KV cache loading system that optimally utilizes both computational and I/O resources in parallel.<n> Cake achieves on average 2.6x reduction in Time to First Token (TTFT) compared to compute-only and I/O-only methods.
arXiv Detail & Related papers (2024-10-04T01:11:09Z) - Accelerating Deep Learning Classification with Error-controlled
Approximate-key Caching [72.50506500576746]
We propose a novel caching paradigm, that we named approximate-key caching.
While approximate cache hits alleviate DL inference workload and increase the system throughput, they however introduce an approximation error.
We analytically model our caching system performance for classic LRU and ideal caches, we perform a trace-driven evaluation of the expected performance, and we compare the benefits of our proposed approach with the state-of-the-art similarity caching.
arXiv Detail & Related papers (2021-12-13T13:49:11Z) - Fast Swapping in a Quantum Multiplier Modelled as a Queuing Network [64.1951227380212]
We propose that quantum circuits can be modeled as queuing networks.
Our method is scalable and has the potential speed and precision necessary for large scale quantum circuit compilation.
arXiv Detail & Related papers (2021-06-26T10:55:52Z) - Accelerating variational quantum algorithms with multiple quantum
processors [78.36566711543476]
Variational quantum algorithms (VQAs) have the potential of utilizing near-term quantum machines to gain certain computational advantages.
Modern VQAs suffer from cumbersome computational overhead, hampered by the tradition of employing a solitary quantum processor to handle large data.
Here we devise an efficient distributed optimization scheme, called QUDIO, to address this issue.
arXiv Detail & Related papers (2021-06-24T08:18:42Z)
This list is automatically generated from the titles and abstracts of the papers in this site.
This site does not guarantee the quality of this site (including all information) and is not responsible for any consequences.