Hardware-Tailored Resource Estimation for Magic-State Distillation on Silicon Spin Qubits
- URL: http://arxiv.org/abs/2605.28936v1
- Date: Wed, 27 May 2026 18:00:02 GMT
- Title: Hardware-Tailored Resource Estimation for Magic-State Distillation on Silicon Spin Qubits
- Abstract summary: Resource analysis for generating high-fidelity logical magic states on silicon spin-qubit platforms.<n>We consider a range of architectures, including a shuttling-based SpinBus design.<n>We compare surface, color, and biased error-correcting codes, and analyze the $5to1$ and $15to1$ magic-state distillation protocols.
- Score: 0.21550839871882013
- License: http://creativecommons.org/licenses/by/4.0/
- Abstract: We present a resource analysis for generating high-fidelity logical magic states on silicon spin-qubit platforms. We consider a range of architectures, including a shuttling-based SpinBus design, a dense nearest-neighbor layout, and a hybrid scheme with shuttling-connected patches. We compare surface, color, and biased error-correcting codes, and analyze the $5\to1$ and $15\to1$ magic-state distillation protocols. Our approach combines bottom-up and top-down methodologies. We construct a hardware-level noise model based on a silicon-processor Hamiltonian with realistic parameters and $1/f$ non-Markovian noise, enabling estimation of physical resources required to reach target logical error rates. These results are propagated to system-level overheads for applications including spin dynamics, integer factorization, and quantum chemistry. Conversely, we fix target logical fidelities and derive corresponding constraints on hardware performance. Our framework enables systematic evaluation of resource-reduction strategies. We find that optimized control pulses reduce magic-state distillation overhead by 42\% compared to standard gate implementations. In addition, silicon-tailored biased error-correcting codes achieve an approximately threefold reduction in physical footprint relative to the surface code, even without physical-bias-preserving operations.
Related papers
- Beyond Binary Success: A Diagnostic Meta-Evaluation Framework for Fine-Grained Manipulation [98.79811866787263]
We introduce MetaFine, a diagnostic meta-evaluation framework that disentangles manipulation competency along three axes.<n>We identify the visual encoder's ability to preserve local spatial structure as a key bottleneck for fine-grained precision.<n>By shifting evaluation from ranking to diagnosis, MetaFine turns benchmarking into an actionable compass for repairing the layered capacities underlying genuine physical dexterity.
arXiv Detail & Related papers (2026-05-19T15:25:13Z) - Beyond Heuristics: Learnable Density Control for 3D Gaussian Splatting [78.96382179408054]
We introduce bfLeGS, a framework that reformulates density control as a parameterized policy network optimized via Reinforcement Learning (RL)<n>To maintain computational tractability, we derive a closed-form solution that reduces the complexity of reward calculation from $O(N2)$ to $O(N)$.<n>Experiments on the Mip-NeRF 360, Tanks & Temples, and Deep Blending datasets demonstrate that bfLeGS significantly outperforms state-of-the-art methods.
arXiv Detail & Related papers (2026-05-01T05:04:49Z) - Error-structure-tailored early fault-tolerant quantum computing [2.824800547988445]
In quantum algorithms, logical rotation gates $R_Z_L(varphi)$ serve as essential components.<n>In this work, we consider error-structure-tailored fault tolerance, where fault-tolerance conditions are analyzed.<n>We design 1-fault-tolerant continuous-angle rotation gates in stabilizer codes, implemented via dispersive-coupling Hamiltonians.
arXiv Detail & Related papers (2025-11-25T06:51:46Z) - Pre-Distillation of Magic States via Composite Schemes [1.2949520455740091]
We propose a general framework for pre-distillation, based on composite pulse sequences that suppress systematic errors in the generation of magic states.<n>Across all platforms, our approach yields high-fidelity $mathcalT$ gates with reduced noise, lowering the number of distillation levels by up to three.
arXiv Detail & Related papers (2025-10-01T12:06:14Z) - Quantization Meets Reasoning: Exploring and Mitigating Degradation of Low-Bit LLMs in Mathematical Reasoning [39.56908863102256]
Low-bit post-training quantization impairs mathematical reasoning up to 69.81% in harder settings.<n>We address two deployment-critical questions with process-level precision.<n>In our settings, as few as 332 curated examples and 3--5 minutes of compute on a single GPU recover 4-bit weight math reasoning toward the full-precision baseline.
arXiv Detail & Related papers (2025-05-16T12:11:40Z) - Demonstrating dynamic surface codes [118.67046728951689]
We experimentally demonstrate three time-dynamic implementations of the surface code.<n>First, we embed the surface code on a hexagonal lattice, reducing the necessary couplings per qubit from four to three.<n>Second, we walk a surface code, swapping the role of data and measure qubits each round, achieving error correction with built-in removal of accumulated non-computational errors.<n>Third, we realize the surface code using iSWAP gates instead of the traditional CNOT, extending the set of viable gates for error correction without additional overhead.
arXiv Detail & Related papers (2024-12-18T21:56:50Z) - Magic State Injection on IBM Quantum Processors Above the Distillation Threshold [1.7359033750147501]
This work employs a qubit-efficient rotated heavy-hexagonal surface code for IBM quantum processors.<n>We report error thresholds for both logical bit- and phase-flip errors, of $approx0.37%$ and $approx0.31%$, respectively.<n>Our work demonstrates the potential for realising non-Clifford logical gates by producing high-fidelity logical magic states on IBM quantum devices.
arXiv Detail & Related papers (2024-12-02T12:35:52Z) - High-Fidelity Magic-State Preparation with a Biased-Noise Architecture [2.624902795082451]
Magic state distillation is a resource intensive subroutine that consumes noisy input states to produce high-fidelity resource states.
We propose an error-detecting code which detects the dominant errors that occur during state preparation.
Our approach promises considerable savings in overheads with near-term technology.
arXiv Detail & Related papers (2021-09-06T18:02:01Z) - Realization of arbitrary doubly-controlled quantum phase gates [62.997667081978825]
We introduce a high-fidelity gate set inspired by a proposal for near-term quantum advantage in optimization problems.
By orchestrating coherent, multi-level control over three transmon qutrits, we synthesize a family of deterministic, continuous-angle quantum phase gates acting in the natural three-qubit computational basis.
arXiv Detail & Related papers (2021-08-03T17:49:09Z) - Efficient Micro-Structured Weight Unification and Pruning for Neural
Network Compression [56.83861738731913]
Deep Neural Network (DNN) models are essential for practical applications, especially for resource limited devices.
Previous unstructured or structured weight pruning methods can hardly truly accelerate inference.
We propose a generalized weight unification framework at a hardware compatible micro-structured level to achieve high amount of compression and acceleration.
arXiv Detail & Related papers (2021-06-15T17:22:59Z) - ROME: Robustifying Memory-Efficient NAS via Topology Disentanglement and
Gradient Accumulation [106.04777600352743]
Differentiable architecture search (DARTS) is largely hindered by its substantial memory cost since the entire supernet resides in the memory.
The single-path DARTS comes in, which only chooses a single-path submodel at each step.
While being memory-friendly, it also comes with low computational costs.
We propose a new algorithm called RObustifying Memory-Efficient NAS (ROME) to give a cure.
arXiv Detail & Related papers (2020-11-23T06:34:07Z) - AQD: Towards Accurate Fully-Quantized Object Detection [94.06347866374927]
We propose an Accurate Quantized object Detection solution, termed AQD, to get rid of floating-point computation.
Our AQD achieves comparable or even better performance compared with the full-precision counterpart under extremely low-bit schemes.
arXiv Detail & Related papers (2020-07-14T09:07:29Z)
This list is automatically generated from the titles and abstracts of the papers in this site.
This site does not guarantee the quality of this site (including all information) and is not responsible for any consequences.