Practical gates by Majorana fermion motion

• URL: http://arxiv.org/abs/2606.03916v1
• Date: Tue, 02 Jun 2026 17:10:30 GMT
• Title: Practical gates by Majorana fermion motion
• Abstract summary: Quantum error correction protocols protect against local errors by storing logical information non-locally.<n>This poses a challenge: how to design efficient logical gates on the non-local hidden'' logical information.<n>We develop a general description of planar Pauli stabilizer codes and protocols for logical operations in terms of point-like particles called Majorana fermions.
• Score: 0.06612719736831829
• License: http://creativecommons.org/licenses/by/4.0/
• Abstract: Quantum error correction protocols protect against local errors by storing logical information non-locally. This poses a challenge: how to design efficient logical gates on the non-local ``hidden'' logical information, and how to implement these gates using the local physical operations. We develop a general description of planar Pauli stabilizer codes and protocols for logical operations in terms of point-like particles called Majorana fermions. Information is stored in the pairwise fermion parities of spatially separated Majorana fermions. The description in terms of Majorana fermions captures not only large distance asymptotics, but also all scales down to the lattice constants. We exploit this locality to densely pack logical information in spacetime. The simplest application is to a static case: dense memory. More importantly, we implement fault-tolerant Majorana motion and leverage this primitive to design braiding-based logical gates. This approach reduces space overhead of logical operations resulting in an improved logical error rate given fixed number of physical qubits. We illustrate a practical use of our approach by designing and benchmarking of 2-qubit Clifford gates. We find numerically that our protocol outperforms lattice surgery in this setting for near-term error rates and realistic device constraints. More generally, introduction of compact motion of Majorana fermions as an efficient computational primitive opens a promising new route for the design of low overhead error correction protocols.

Related papers

• Surface code logical operations on a superconducting quantum processor [66.1042398805403]
  We experimentally realize key elements of patch-based surface-code logical processing on a 107-qubit superconducting quantum processor.<n>Our results advance superconducting surface-code experiments from protected logical memory to active, patch-based fault-tolerant logical operations.
  arXiv  Detail & Related papers  (2026-07-01T21:07:02Z)
• A robust phase of continuous transversal gates in quantum stabilizer codes [0.7340017786387766]
  A quantum error correcting code protects encoded logical information against errors.<n>Transversal gates are a naturally fault-tolerant way to manipulate logical qubits but cannot be universal themselves.<n>We exploit this to design a simple fault-tolerant protocol for continuous-angle logical rotations.
  arXiv  Detail & Related papers  (2025-10-01T18:00:02Z)
• Composable logical gate error in approximate quantum error correction: reexamining gate implementations in Gottesman-Kitaev-Preskill codes [0.13764085113103217]
  We introduce a single scalar quantity we call the (composable) logical gate error.<n>It captures both the deviation of the logical action from the desired target gate as well as leakage out of the code space.<n>We show how to bound the composable logical gate error in terms of matrix elements of physical unitaries between (approximate) logical computational basis states.
  arXiv  Detail & Related papers  (2025-09-18T06:27:09Z)
• Fermion-to-Fermion Low-Density Parity-Check Codes [9.268855474673822]
  We introduce a protocol for fault-tolerant fermionic quantum computation utilizing fermion-to-fermion low-density parity-check (LDPC) codes.<n>We present examples showing that the coding rate of fermionic codes often matches that of qubit codes, while the logical error rate can be significantly lower than the physical error rate.
  arXiv  Detail & Related papers  (2025-08-21T07:37:03Z)
• Lattice surgery-based logical state teleportation via noisy links [1.351813974961217]
  We study the correctability phase diagram of the logical state teleportation protocol.<n>We find that the correctability-threshold lines decay as a power law with increasing separation.<n>Our results indicate that the logical state teleportation protocol can tolerate much higher noise rates in the linking region.
  arXiv  Detail & Related papers  (2025-04-22T09:49:03Z)
• Witnessing entanglement in trapped-ion quantum error correction under realistic noise [41.94295877935867]
  Quantum Error Correction (QEC) exploits redundancy by encoding logical information into multiple physical qubits. We present a detailed microscopic error model to estimate the average gate infidelity of two-qubit light-shift gates used in trapped-ion platforms. We then apply this realistic error model to quantify the multipartite entanglement generated by circuits that act as QEC building blocks.
  arXiv  Detail & Related papers  (2022-12-14T20:00:36Z)
• Transversal Injection: A method for direct encoding of ancilla states for non-Clifford gates using stabiliser codes [55.90903601048249]
  We introduce a protocol to potentially reduce this overhead for non-Clifford gates. Preliminary results hint at high quality fidelities at larger distances.
  arXiv  Detail & Related papers  (2022-11-18T06:03:10Z)
• Logical blocks for fault-tolerant topological quantum computation [55.41644538483948]
  We present a framework for universal fault-tolerant logic motivated by the need for platform-independent logical gate definitions. We explore novel schemes for universal logic that improve resource overheads. Motivated by the favorable logical error rates for boundaryless computation, we introduce a novel computational scheme.
  arXiv  Detail & Related papers  (2021-12-22T19:00:03Z)
• Logical fermions for fault-tolerant quantum simulation [0.0]
  We show how to absorb fermionic quantum simulation's expensive fermion-to-qubit mapping overhead into the overhead already incurred by surface-code-based fault-tolerant quantum computing. Our approach encodes Dirac fermions, a key data type for simulation applications, directly into logical Majorana fermions.
  arXiv  Detail & Related papers  (2021-10-19T21:55:49Z)
• Accurate methods for the analysis of strong-drive effects in parametric gates [94.70553167084388]
  We show how to efficiently extract gate parameters using exact numerics and a perturbative analytical approach. We identify optimal regimes of operation for different types of gates including $i$SWAP, controlled-Z, and CNOT.
  arXiv  Detail & Related papers  (2021-07-06T02:02:54Z)
• Relaxation times do not capture logical qubit dynamics [50.04886706729045]
  We show that spatial noise correlations can give rise to rich and counter-intuitive dynamical behavior of logical qubits. This work will help to guide and benchmark experimental implementations of logical qubits.
  arXiv  Detail & Related papers  (2020-12-14T19:51:19Z)
• Entangling logical qubits with lattice surgery [47.037230560588604]
  We show the experimental realization of lattice surgery between two topologically encoded qubits in a 10-qubit ion trap quantum information processor. In particular, we demonstrate entanglement between two logical qubits and we implement logical state teleportation.
  arXiv  Detail & Related papers  (2020-06-04T18:00:09Z)

This list is automatically generated from the titles and abstracts of the papers in this site.

This site does not guarantee the quality of this site (including all information) and is not responsible for any consequences.