Fault-Tolerant Logical Operations and Efficient State Preparation in Modular Quantum Architectures with Noisy Interfaces
- URL: http://arxiv.org/abs/2607.27204v1
- Date: Wed, 29 Jul 2026 17:59:57 GMT
- Title: Fault-Tolerant Logical Operations and Efficient State Preparation in Modular Quantum Architectures with Noisy Interfaces
- Abstract summary: We show that interfaces can tolerate noise up to an order of magnitude higher than intra-QPU noise, with only a minor reduction in the fault-tolerance threshold.<n>We develop a protocol for preparing fault-tolerant logical GHZ states, reducing overhead, time, and nonlocal Bellpair consumption.<n>Our results provide quantitative evidence that distributed quantum error can enable scalable, fault-tolerant quantum computation in modular architectures.
- Score: 0.12314765641075438
- License: http://arxiv.org/licenses/nonexclusive-distrib/1.0/
- Abstract: Modular quantum computing is a leading paradigm for scaling quantum computation beyond the resource limitations of monolithic devices. In this architecture, multiple quantum processing units (QPUs), employing identical or distinct qubit modalities, are interconnected via shared entanglement. Here, we investigate how errors at module interfaces and within individual QPUs affect fault-tolerant computation when qubits are encoded using the rotated surface code. Going beyond the logical-memory benchmark, we perform circuit-level simulations of fault-tolerant nonlocal CNOT gates implemented via lattice surgery between QPUs connected by noisy Bell pairs, and analyze the resulting logical error rates. Our results show that interfaces can tolerate noise up to an order of magnitude higher than intra-QPU noise, with only a minor reduction in the fault-tolerance threshold. We further develop an efficient protocol for preparing distributed fault-tolerant logical GHZ states, reducing ancilla overhead, time, and nonlocal Bell-pair consumption. We show that ancilla minimization in this setting is equivalent to a vertex-cover problem on an associated graph, and introduce a polynomial-time heuristic algorithm for finding low-overhead solutions. Our results provide quantitative evidence that distributed quantum error correction can enable scalable, fault-tolerant quantum computation in modular architectures.
Related papers
- Towards the Characterization of Logical Errors in Distributed Lattice Surgery [1.9622606672571925]
Inter-module quantum operations are noisier than intra-module local gates, which introduces additional noise into the system.<n>We analyze distributed lattice surgery under heterogeneous noise conditions, focusing in particular on the merge operation as one of its fundamental subroutines.<n>Our results provide practical insights into selecting the optimal surface-code distance, establishing target local-gate fidelities, and determining the tolerable entangled-pair fidelity required for logical operations in a distributed architecture.
arXiv Detail & Related papers (2026-07-31T09:06:26Z) - A Scalable Distributed Quantum Optimization Framework via Factor Graph Paradigm [46.08923284345648]
We introduce a structure-aware framework for distributed quantum optimization.<n>We find that for a search space of size $N$, our framework achieves $O(sqrtN)$ query complexity up to processors and separator dependent factors.<n>We show that structure-aware decomposition delivers a practical path to scalable distributed quantum optimization on quantum networks.
arXiv Detail & Related papers (2026-03-08T15:15:52Z) - Quantum Error Mitigation with Attention Graph Transformers for Burgers Equation Solvers on NISQ Hardware [6.082976940335597]
We present a hybrid quantum-classical framework augmented with learned error mitigation for solving the viscous Burgers equation.<n>Quantum simulations are executed on noisy Aer backends and IBM superconducting quantum devices.<n>We train an attention-based graph neural network that incorporates circuit structure, light-cone information, global circuit parameters, and noisy quantum outputs to predict error-mitigated solutions.
arXiv Detail & Related papers (2025-12-29T19:23:20Z) - Lattice surgery with Bell measurements: Modular fault-tolerant quantum computation at low entanglement cost [0.0]
We introduce a protocol for lattice surgery on surface codes in which all non-local operations are Bell measurements.<n>We evaluate our protocol's performance when two logical qubits on separate modules are prepared in a logical Bell state.
arXiv Detail & Related papers (2025-10-15T13:38:31Z) - Compilation-informed probabilistic quantum error cancellation [2.079863206645103]
We introduce a quantum error mitigation (QEM) scheme against both compilation errors and logical-gate noise that is circuit-, QEC code-, and compiler-agnostic.<n>It features maximal circuit size and QEC code-distance both independent of the target precision, in contrast to strategies based on QEC alone.<n>Our method significantly reduces quantum resource requirements for high-precision estimations, offering a practical route towards fault-tolerant quantum computation with precision-independent overheads.
arXiv Detail & Related papers (2025-08-27T18:00:10Z) - Quantum Data Centers in the Presence of Noise [0.0]
Single-processor monolithic quantum computers are affected by increased cross talk and difficulty of implementing gates when the number of qubits is increased.<n>In a QDC, multiple quantum processing units (QPUs) are linked together over short distances, allowing the total number of computational qubits to be increased without increasing the number of qubits on any one processor.<n>In doing so, the error incurred by operations at each QPU can be kept small, however additional noise will be added to the system due to the latency cost and errors incurred during inter-QPU entanglement distribution.
arXiv Detail & Related papers (2024-07-15T14:50:20Z) - Fault-tolerant quantum architectures based on erasure qubits [49.227671756557946]
We exploit the idea of erasure qubits, relying on an efficient conversion of the dominant noise into erasures at known locations.
We propose and optimize QEC schemes based on erasure qubits and the recently-introduced Floquet codes.
Our results demonstrate that, despite being slightly more complex, QEC schemes based on erasure qubits can significantly outperform standard approaches.
arXiv Detail & Related papers (2023-12-21T17:40:18Z) - Mitigating crosstalk errors by randomized compiling: Simulation of the
BCS model on a superconducting quantum computer [41.94295877935867]
Crosstalk errors, stemming from CNOT two-qubit gates, are a crucial source of errors on numerous quantum computing platforms.
We develop and apply an extension of the randomized compiling protocol that includes a special treatment of neighboring qubits.
Our twirling of neighboring qubits is shown to dramatically improve the noise estimation protocol without the need to add new qubits or circuits.
arXiv Detail & Related papers (2023-05-03T18:00:02Z) - Deep Quantum Error Correction [73.54643419792453]
Quantum error correction codes (QECC) are a key component for realizing the potential of quantum computing.
In this work, we efficiently train novel emphend-to-end deep quantum error decoders.
The proposed method demonstrates the power of neural decoders for QECC by achieving state-of-the-art accuracy.
arXiv Detail & Related papers (2023-01-27T08:16:26Z) - Measuring NISQ Gate-Based Qubit Stability Using a 1+1 Field Theory and
Cycle Benchmarking [50.8020641352841]
We study coherent errors on a quantum hardware platform using a transverse field Ising model Hamiltonian as a sample user application.
We identify inter-day and intra-day qubit calibration drift and the impacts of quantum circuit placement on groups of qubits in different physical locations on the processor.
This paper also discusses how these measurements can provide a better understanding of these types of errors and how they may improve efforts to validate the accuracy of quantum computations.
arXiv Detail & Related papers (2022-01-08T23:12:55Z) - Scaling Quantum Approximate Optimization on Near-term Hardware [49.94954584453379]
We quantify scaling of the expected resource requirements by optimized circuits for hardware architectures with varying levels of connectivity.
We show the number of measurements, and hence total time to synthesizing solution, grows exponentially in problem size and problem graph degree.
These problems may be alleviated by increasing hardware connectivity or by recently proposed modifications to the QAOA that achieve higher performance with fewer circuit layers.
arXiv Detail & Related papers (2022-01-06T21:02:30Z) - Logical blocks for fault-tolerant topological quantum computation [55.41644538483948]
We present a framework for universal fault-tolerant logic motivated by the need for platform-independent logical gate definitions.
We explore novel schemes for universal logic that improve resource overheads.
Motivated by the favorable logical error rates for boundaryless computation, we introduce a novel computational scheme.
arXiv Detail & Related papers (2021-12-22T19:00:03Z)
This list is automatically generated from the titles and abstracts of the papers in this site.
This site does not guarantee the quality of this site (including all information) and is not responsible for any consequences.