Architectural scaling tradeoffs in modular 3D bosonic quantum processors

• URL: http://arxiv.org/abs/2608.21733v1
• Date: Sat, 22 Aug 2026 02:31:24 GMT
• Title: Architectural scaling tradeoffs in modular 3D bosonic quantum processors
• Abstract summary: We propose a three-dimensional bosonic quantum processor built from coupled-cavity modules linked by interconnect networks.<n>We compare nearest-neighbor, hub-based, and hybrid architectures in terms of interconnect count, communication distance, resource concentration, and implementation complexity.
• Score: 60.61253784194378
• License: http://creativecommons.org/licenses/by-nc-sa/4.0/
• Abstract: We propose a modular three-dimensional bosonic quantum processor built from repeatable coupled-cavity modules linked by configurable interconnect networks. Using hardware-motivated graph-theoretic measures, we compare nearest-neighbor, hub-based, and hybrid architectures in terms of interconnect count, communication distance, resource concentration, and implementation complexity. Rather than identifying a universally optimal topology, our analysis shows how these architectures redistribute the costs of scaling, including wiring and port requirements, nonlocal communication distance, exposure to shared resources, routing bottlenecks, and scheduling overhead. Case studies of a \(3\times3\) processor and a larger hierarchical architecture further distinguish finite-size performance from asymptotic scaling. The resulting framework provides a systematic basis for evaluating modular three-dimensional bosonic processors and for identifying the device-level parameters required for quantitative hardware design.

Related papers

• Learning functions of quantum states with distributed architectures [0.44040106718326594]
  We analyze the design and performance of distributed Quantum Extreme Learning Machine (QELM) architectures for learning functions of quantum states directly from data.<n>The aim is to determine which schemes can effectively recover specific properties of input quantum states, including both linear and nonlinear features.
  arXiv  Detail & Related papers  (2026-02-12T10:25:28Z)
• Training Report of TeleChat3-MoE [77.94641922160359]
  This technical report mainly presents the underlying training infrastructure that enables reliable and efficient scaling to frontier model sizes.<n>We detail systematic methodologies for operator-level and end-to-end numerical verification accuracy, ensuring consistency across hardware platforms.<n>A systematic parallelization framework, leveraging analytical estimation and integer linear programming, is also proposed to optimize multi-dimensional parallelism configurations.
  arXiv  Detail & Related papers  (2025-12-30T11:42:14Z)
• Architectural Approaches to Fault-Tolerant Distributed Quantum Computing and Their Entanglement Overheads [0.0]
  Fault tolerant quantum computation over distributed quantum computing (DQC) platforms requires careful evaluation of resource requirements and noise thresholds.<n>Type 1 architectures consist of small quantum nodes connected via Greenberger-e-Zeilinger (GHZ) states, enabling nonlocal stabilizer measurements.<n>Type 2 architectures distribute a large error correcting code block across multiple modules, with most stabilizer measurements remaining local.<n>Type 3 architectures assign code blocks to distinct modules and can perform fault tolerant operations such as lattice gates, lattice surgery, and teleportation.
  arXiv  Detail & Related papers  (2025-11-17T18:14:38Z)
• Fault-tolerant interfaces for modular quantum computing on diverse qubit platforms [0.27998963147546146]
  We present a comprehensive analysis and comparison of known and new methods for establishing fault-tolerant interfaces.<n>We identify optimal interface strategies across a wide range of hardware parameters, such as gate fidelities, memory resources, and logical error rates.<n>Our results establish when the interface become a bottleneck in the computation and provide guidance for experimental implementations with superconducting, atomic, and solid-state hardware.
  arXiv  Detail & Related papers  (2025-10-06T18:00:47Z)
• A scalable 2-local architecture for quantum annealing of Ising models with arbitrary dimensions [0.0]
  We present a scalable architecture for quantum annealers to realize effective Ising Hamiltonians of arbitrary connectivity.<n>Our proposal consists on a resource-efficient configuration based on a hardware graph where physical qubits are connected to at most other 3 and containing exclusively 2-local interactions.
  arXiv  Detail & Related papers  (2024-04-10T09:38:13Z)
• Mechanistic Design and Scaling of Hybrid Architectures [114.3129802943915]
  We identify and test new hybrid architectures constructed from a variety of computational primitives. We experimentally validate the resulting architectures via an extensive compute-optimal and a new state-optimal scaling law analysis. We find MAD synthetics to correlate with compute-optimal perplexity, enabling accurate evaluation of new architectures.
  arXiv  Detail & Related papers  (2024-03-26T16:33:12Z)
• Characterizing the Inter-Core Qubit Traffic in Large-Scale Quantum Modular Architectures [2.465579331213113]
  We present a pioneering characterization of the era of monolithic-temporal inter-core qubit traffic in large-scale circuits. The programs are executed on an all-to-all connected-core architecture that supports up to around 1000 qubits. Based on the showcased results, we provide a set of guidelines to improve mapping quantum circuits to multi-core processors, and lay the foundations of benchmarking large-scale multi-core architectures.
  arXiv  Detail & Related papers  (2023-10-03T09:54:41Z)
• On-Chip Hardware-Aware Quantization for Mixed Precision Neural Networks [52.97107229149988]
  We propose an On-Chip Hardware-Aware Quantization framework, performing hardware-aware mixed-precision quantization on deployed edge devices. For efficiency metrics, we built an On-Chip Quantization Aware pipeline, which allows the quantization process to perceive the actual hardware efficiency of the quantization operator. For accuracy metrics, we propose Mask-Guided Quantization Estimation technology to effectively estimate the accuracy impact of operators in the on-chip scenario.
  arXiv  Detail & Related papers  (2023-09-05T04:39:34Z)
• HKNAS: Classification of Hyperspectral Imagery Based on Hyper Kernel Neural Architecture Search [104.45426861115972]
  We propose to directly generate structural parameters by utilizing the specifically designed hyper kernels. We obtain three kinds of networks to separately conduct pixel-level or image-level classifications with 1-D or 3-D convolutions. A series of experiments on six public datasets demonstrate that the proposed methods achieve state-of-the-art results.
  arXiv  Detail & Related papers  (2023-04-23T17:27:40Z)
• Task-Oriented Sensing, Computation, and Communication Integration for Multi-Device Edge AI [108.08079323459822]
  This paper studies a new multi-intelligent edge artificial-latency (AI) system, which jointly exploits the AI model split inference and integrated sensing and communication (ISAC) We measure the inference accuracy by adopting an approximate but tractable metric, namely discriminant gain.
  arXiv  Detail & Related papers  (2022-07-03T06:57:07Z)
• Scaling Quantum Approximate Optimization on Near-term Hardware [49.94954584453379]
  We quantify scaling of the expected resource requirements by optimized circuits for hardware architectures with varying levels of connectivity. We show the number of measurements, and hence total time to synthesizing solution, grows exponentially in problem size and problem graph degree. These problems may be alleviated by increasing hardware connectivity or by recently proposed modifications to the QAOA that achieve higher performance with fewer circuit layers.
  arXiv  Detail & Related papers  (2022-01-06T21:02:30Z)

This list is automatically generated from the titles and abstracts of the papers in this site.

This site does not guarantee the quality of this site (including all information) and is not responsible for any consequences.