On-chip Integration of Si/SiGe-based Quantum Dots and Switched-capacitor Circuits

• URL: http://arxiv.org/abs/2005.03851v1
• Date: Fri, 8 May 2020 04:35:16 GMT
• Title: On-chip Integration of Si/SiGe-based Quantum Dots and Switched-capacitor Circuits
• Authors: Y. Xu, F. K. Unseld, A. Corna, A. M. J. Zwerver, A. Sammak, D. Brousse, N. Samkharadze, S. V.Amitonov, M. Veldhorst, G. Scappucci, R. Ishihara, and L. M. K. Vandersypen
• Abstract summary: Solid-state qubits integrated on semiconductor substrates currently require at least one wire from every qubit to the control electronics. Demultiplexing via on-chip circuitry offers an effective strategy to overcome this bottleneck. In this study, we implement a switched-capacitor circuit for charge-locking and use it to float the plunger gate of a single quantum dot.
• Score: 0.0
• License: http://arxiv.org/licenses/nonexclusive-distrib/1.0/
• Abstract: Solid-state qubits integrated on semiconductor substrates currently require at least one wire from every qubit to the control electronics, leading to a so-called wiring bottleneck for scaling. Demultiplexing via on-chip circuitry offers an effective strategy to overcome this bottleneck. In the case of gate-defined quantum dot arrays, specific static voltages need to be applied to many gates simultaneously to realize electron confinement. When a charge-locking structure is placed between the quantum device and the demultiplexer, the voltage can be maintained locally. In this study, we implement a switched-capacitor circuit for charge-locking and use it to float the plunger gate of a single quantum dot. Parallel plate capacitors, transistors and quantum dot devices are monolithically fabricated on a Si/SiGe-based substrate to avoid complex off-chip routing. We experimentally study the effects of the capacitor and transistor size on the voltage accuracy of the floating node. Furthermore, we demonstrate that the electrochemical potential of the quantum dot can follow a 100 Hz pulse signal while the dot is partially floating, which is essential for applying this strategy in qubit experiments.

Related papers

• Large-scale on-chip integration of gate-voltage addressable hybrid superconductor-semiconductor quantum wells field effect nano-switch arrays [4.956039994321721]
  Hybrid superconductor-semiconductor (S-Sm) junctions and switches are key circuit elements and building blocks of gate-based quantum processors. Here, we experimentally demonstrate a novel realisation of large-scale scalable, and gate voltage controllable hybrid field effect quantum chips.
  arXiv  Detail & Related papers  (2023-07-10T05:44:43Z)
• The SpinBus Architecture: Scaling Spin Qubits with Electron Shuttling [42.60602838972598]
  We introduce the SpinBus architecture, which uses electron shuttling to connect qubits and features low operating frequencies and enhanced qubit coherence. Control using room temperature instruments can plausibly support at least 144 qubits, but much larger numbers are conceivable with cryogenic control circuits.
  arXiv  Detail & Related papers  (2023-06-28T16:24:11Z)
• Circuit Cutting with Non-Maximally Entangled States [59.11160990637615]
  Distributed quantum computing combines the computational power of multiple devices to overcome the limitations of individual devices. circuit cutting techniques enable the distribution of quantum computations through classical communication. Quantum teleportation allows the distribution of quantum computations without an exponential increase in shots. We propose a novel circuit cutting technique that leverages non-maximally entangled qubit pairs.
  arXiv  Detail & Related papers  (2023-06-21T08:03:34Z)
• Quantum process tomography of continuous-variable gates using coherent states [49.299443295581064]
  We demonstrate the use of coherent-state quantum process tomography (csQPT) for a bosonic-mode superconducting circuit. We show results for this method by characterizing a logical quantum gate constructed using displacement and SNAP operations on an encoded qubit.
  arXiv  Detail & Related papers  (2023-03-02T18:08:08Z)
• A quantum dot-based frequency multiplier [0.0]
  We present a quantum dot-based radiofrequency multiplier operated at cryogenic temperatures. We implement the multiplier in a multi-gate silicon nanowire transistor using two complementary device configurations. Our results demonstrate a method for high-frequency conversion that could be readily integrated into silicon-based quantum computing systems.
  arXiv  Detail & Related papers  (2022-11-25T14:09:30Z)
• An integrated microwave-to-optics interface for scalable quantum computing [47.187609203210705]
  We present a new design for an integrated transducer based on a superconducting resonator coupled to a silicon photonic cavity. We experimentally demonstrate its unique performance and potential for simultaneously realizing all of the above conditions. Our device couples directly to a 50-Ohm transmission line and can easily be scaled to a large number of transducers on a single chip.
  arXiv  Detail & Related papers  (2022-10-27T18:05:01Z)
• Enhancing the Coherence of Superconducting Quantum Bits with Electric Fields [62.997667081978825]
  We show that qubit coherence can be improved by tuning defects away from the qubit resonance using an applied DC-electric field. We also discuss how local gate electrodes can be implemented in superconducting quantum processors to enable simultaneous in-situ coherence optimization of individual qubits.
  arXiv  Detail & Related papers  (2022-08-02T16:18:30Z)
• Conveyor-mode single-electron shuttling in Si/SiGe for a scalable quantum computing architecture [0.0]
  Small spin-qubit registers defined by single electrons confined in Si/SiGe quantum dots operate successfully. Shuttling the qubit carrying electrons between registers is a natural choice for high-fidelity coherent links. Our proof-of-principle demonstrates shuttling of a single electron by a propagating wave-potential in an electrostatically defined 420 nm long Si/SiGe quantum-channel.
  arXiv  Detail & Related papers  (2021-08-02T13:26:46Z)
• Towards hole-spin qubits in Si pMOSFETs within a planar CMOS foundry technology [0.0]
  Hole spins in semiconductor quantum dots represent a viable route for the implementation of electrically controlled qubits. We show the formation of well defined hole quantum dots within the Si channel, and the possibility of a general electrical control.
  arXiv  Detail & Related papers  (2021-06-09T09:32:44Z)
• Gate reflectometry in dense quantum dot arrays [18.131612654397884]
  We perform gate-voltage pulsing and gate-based reflectometry measurements on a dense 2$times$2 array of silicon quantum dots fabricated in a 300-mm-wafer foundry. Our techniques may find use in the scaling of few-dot spin-qubit devices to large-scale quantum processors.
  arXiv  Detail & Related papers  (2020-12-08T23:51:19Z)
• Hardware-Encoding Grid States in a Non-Reciprocal Superconducting Circuit [62.997667081978825]
  We present a circuit design composed of a non-reciprocal device and Josephson junctions whose ground space is doubly degenerate and the ground states are approximate codewords of the Gottesman-Kitaev-Preskill (GKP) code. We find that the circuit is naturally protected against the common noise channels in superconducting circuits, such as charge and flux noise, implying that it can be used for passive quantum error correction.
  arXiv  Detail & Related papers  (2020-02-18T16:45:09Z)

This list is automatically generated from the titles and abstracts of the papers in this site.

This site does not guarantee the quality of this site (including all information) and is not responsible for any consequences.