The SpinBus Architecture: Scaling Spin Qubits with Electron Shuttling

• URL: http://arxiv.org/abs/2306.16348v1
• Date: Wed, 28 Jun 2023 16:24:11 GMT
• Title: The SpinBus Architecture: Scaling Spin Qubits with Electron Shuttling
• Authors: Matthias K\"unne, Alexander Willmes, Max Oberl\"ander, Christian Gorjaew, Julian D. Teske, Harsh Bhardwaj, Max Beer, Eugen Kammerloher, Ren\'e Otten, Inga Seidler, Ran Xue, Lars R. Schreiber and Hendrik Bluhm
• Abstract summary: We introduce the SpinBus architecture, which uses electron shuttling to connect qubits and features low operating frequencies and enhanced qubit coherence. Control using room temperature instruments can plausibly support at least 144 qubits, but much larger numbers are conceivable with cryogenic control circuits.
• Score: 42.60602838972598
• License: http://arxiv.org/licenses/nonexclusive-distrib/1.0/
• Abstract: Quantum processor architectures must enable scaling to large qubit numbers while providing two-dimensional qubit connectivity and exquisite operation fidelities. For microwave-controlled semiconductor spin qubits, dense arrays have made considerable progress, but are still limited in size by wiring fan-out and exhibit significant crosstalk between qubits. To overcome these limitations, we introduce the SpinBus architecture, which uses electron shuttling to connect qubits and features low operating frequencies and enhanced qubit coherence. Device simulations for all relevant operations in the Si/SiGe platform validate the feasibility with established semiconductor patterning technology and operation fidelities exceeding 99.9 %. Control using room temperature instruments can plausibly support at least 144 qubits, but much larger numbers are conceivable with cryogenic control circuits. Building on the theoretical feasibility of high-fidelity spin-coherent electron shuttling as key enabling factor, the SpinBus architecture may be the basis for a spin-based quantum processor that meets the scalability requirements for practical quantum computing.

Related papers

• Phonon-Coupled Hole-Spin Qubits in High-Purity Germanium: Design and Modeling of a Scalable Architecture [0.0]
  We present a design and modeling of a scalable quantum processor architecture utilizing hole-spin qubits defined in gate-controlled germanium (Ge) quantum dots. The architecture exploits the strong, electrically tunable spin-orbit interactions intrinsic to hole states in Ge, integrated with high-quality phononic crystal cavities (PnCCs) to enable fully electrical qubit control and phonon-mediated coupling.
  arXiv  Detail & Related papers  (2025-04-16T16:14:30Z)
• Two-qubit logic and teleportation with mobile spin qubits in silicon [0.0]
  We demonstrate two-qubit operations between two electron spins carried towards each other in separate traveling potential minima. We find that the interaction strength is highly tunable by their spatial separation, achieving an average two-qubit gate fidelity of about 99%. We implement conditional post-selected quantum state teleportation between spatially separated qubits with an average gate fidelity of 87%.
  arXiv  Detail & Related papers  (2025-03-19T17:17:31Z)
• Performance Characterization of a Multi-Module Quantum Processor with Static Inter-Chip Couplers [63.42120407991982]
  Three-dimensional integration technologies such as flip-chip bonding are a key prerequisite to realize large-scale superconducting quantum processors. We present a design for a multi-chip module comprising one carrier chip and four qubit modules. Measuring two of the qubits, we analyze the readout performance, finding a mean three-level state-assignment error of $9 times 10-3$ in 200 ns. We demonstrate a controlled-Z two-qubit gate in 100 ns with an error of $7 times 10-3$ extracted from interleaved randomized benchmarking.
  arXiv  Detail & Related papers  (2025-03-16T18:32:44Z)
• A trilinear quantum dot architecture for semiconductor spin qubits [0.0]
  We present a trilinear quantum dot array that is simple in physical layout while allowing individual wiring to each quantum dot. By means of electron shuttling, the trilinear architecture provides qubit connectivity that is equivalent to or even surpasses that of 2D square lattice. We also present a scalable control scheme, where the qubit chip is 3D-integrated with a low-power switch-based cryoCMOS circuit for parallel qubit operation.
  arXiv  Detail & Related papers  (2025-01-29T18:06:38Z)
• A spinless spin qubit [0.0]
  All-electrical baseband control of qubits facilitates scaling up quantum processors by removing issues of crosstalk and heat generation. In semiconductor quantum dots, this is enabled by multi-spin qubit encodings, such as the exchange-only qubit. Our design offers a robust and scalable pathway for semiconductor spin qubit technologies.
  arXiv  Detail & Related papers  (2024-12-18T09:38:35Z)
• Semiconductor Circuits for Quantum Computing with Electronic Wave Packets [0.15729203067736897]
  We propose an alternative approach that utilizes flying electronic wave packets propagating in solid-state quantum semiconductor circuits. Hardware requirements are drastically reduced because qubits can be created on-demand and manipulated with a common hardware element. This landmark lays the foundation for fault-tolerant quantum computing with a compact and scalable architecture.
  arXiv  Detail & Related papers  (2024-10-21T17:51:13Z)
• Parametric multi-element coupling architecture for coherent and dissipative control of superconducting qubits [0.0]
  We present a superconducting qubit architecture based on tunable parametric interactions to perform two-qubit gates, reset, leakage recovery and to read out the qubits. We experimentally demonstrate a controlled-Z gate with a fidelity of $98.30pm 0.23 %$, a reset operation that unconditionally prepares the qubit ground state with a fidelity of $99.80pm 0.02 %$ and a leakage recovery operation with a $98.5pm 0.3 %$ success probability.
  arXiv  Detail & Related papers  (2024-03-04T16:49:36Z)
• Rapid cryogenic characterisation of 1024 integrated silicon quantum dots [0.6819010383838326]
  We demonstrate the integration of 1024 silicon quantum dots with on-chip digital and analogue electronics, all operating below 1 K. Key quantum dot parameters are extracted by fast automated machine learning routines to assess quantum dot yield and understand the impact of device design. Results show how rapid large-scale studies of silicon quantum devices can be performed at lower temperatures and measurement rates orders of magnitude faster than current probing techniques.
  arXiv  Detail & Related papers  (2023-10-31T13:14:43Z)
• An integrated microwave-to-optics interface for scalable quantum computing [47.187609203210705]
  We present a new design for an integrated transducer based on a superconducting resonator coupled to a silicon photonic cavity. We experimentally demonstrate its unique performance and potential for simultaneously realizing all of the above conditions. Our device couples directly to a 50-Ohm transmission line and can easily be scaled to a large number of transducers on a single chip.
  arXiv  Detail & Related papers  (2022-10-27T18:05:01Z)
• Overcoming I/O bottleneck in superconducting quantum computing: multiplexed qubit control with ultra-low-power, base-temperature cryo-CMOS multiplexer [40.37334699475035]
  Large-scale superconducting quantum computing systems entail high-fidelity control and readout of qubits at millikelvin temperatures. Cryo-electronics may offer a scalable and versatile solution to overcome this bottleneck. Here we present an ultra-low power radio-frequency (RF) multiplexing cryo-electronics solution operating below 15 mK.
  arXiv  Detail & Related papers  (2022-09-26T22:38:09Z)
• A quantum processor based on coherent transport of entangled atom arrays [44.62475518267084]
  We show a quantum processor with dynamic, nonlocal connectivity, in which entangled qubits are coherently transported in a highly parallel manner. We use this architecture to realize programmable generation of entangled graph states such as cluster states and a 7-qubit Steane code state.
  arXiv  Detail & Related papers  (2021-12-07T19:00:00Z)
• Long-range connectivity in a superconducting quantum processor using a ring resonator [0.0]
  We introduce a novel superconducting architecture that uses a ring resonator as a multi-path coupling element with the qubits uniformly distributed throughout its circumference. We theoretically analyse the qubit connectivity and experimentally verify it in a device capable of supporting up to twelve qubits where each qubit can be connected to nine other qubits.
  arXiv  Detail & Related papers  (2020-12-17T09:34:14Z)
• Coherent spin qubit transport in silicon [0.0]
  A fault-tolerant quantum processor may be configured using stationary qubits interacting only with their nearest neighbours, but at the cost of significant overheads in physical qubits per logical qubit. Here we demonstrate high-fidelity coherent transport of an electron spin qubit between quantum dots in isotopically-enriched silicon.
  arXiv  Detail & Related papers  (2020-08-10T11:00:04Z)
• Conditional quantum operation of two exchange-coupled single-donor spin qubits in a MOS-compatible silicon device [48.7576911714538]
  Silicon nanoelectronic devices can host single-qubit quantum logic operations with fidelity better than 99.9%. For the spins of an electron bound to a single donor atom, introduced in the silicon by ion implantation, the quantum information can be stored for nearly 1 second. Here we demonstrate the conditional, coherent control of an electron spin qubit in an exchange-coupled pair of $31$P donors implanted in silicon.
  arXiv  Detail & Related papers  (2020-06-08T11:25:16Z)
• Entanglement generation via power-of-SWAP operations between dynamic electron-spin qubits [62.997667081978825]
  Surface acoustic waves (SAWs) can create moving quantum dots in piezoelectric materials. We show how electron-spin qubits located on dynamic quantum dots can be entangled.
  arXiv  Detail & Related papers  (2020-01-15T19:00:01Z)

This list is automatically generated from the titles and abstracts of the papers in this site.

This site does not guarantee the quality of this site (including all information) and is not responsible for any consequences.