Enabling Cross-Domain Communication: How to Bridge the Gap between AI and HW Engineers

• URL: http://arxiv.org/abs/2104.03780v1
• Date: Thu, 8 Apr 2021 14:05:15 GMT
• Title: Enabling Cross-Domain Communication: How to Bridge the Gap between AI and HW Engineers
• Authors: Michael J. Klaiber, Axel J. Acosta, Ingo Feldner, Falk Rehm
• Abstract summary: A key issue in system design is the lack of communication between hardware, software and domain expert. Recent research work shows progress in automatic HW/SW co-design flows of neural accelerators. This position paper discusses possibilities how to establish such a methodology for systems that include (reconfigurable) dedicated accelerators.
• Score: 0.17205106391379021
• License: http://arxiv.org/licenses/nonexclusive-distrib/1.0/
• Abstract: A key issue in system design is the lack of communication between hardware, software and domain expert. Recent research work shows progress in automatic HW/SW co-design flows of neural accelerators that seems to make this kind of communication obsolete. Most real-world systems, however, are a composition of multiple processing units, communication networks and memories. A HW/SW co-design process of (reconfigurable) neural accelerators, therefore, is an important sub-problem towards a common co-design methodology. The ultimate challenge is to define the constraints for the design space exploration on system level - a task which requires deep knowledge and understanding of hardware architectures, mapping of workloads onto hardware and the application domain, e.g. artificial intelligence. For most projects, these skills are distributed among several people or even different teams which is one of the major reasons why there is no established end-to-end development methodology for digital systems. This position paper discusses possibilities how to establish such a methodology for systems that include (reconfigurable) dedicated accelerators and outlines the central role that languages and tools play in the process.

Related papers

• Architectures and circuits for distributed quantum computing [0.0]
  This thesis treats networks providing quantum computation based on distributed paradigms. The main contribution of this thesis is on the definition of compilers that minimize the impact of telegates on the overall fidelity.
  arXiv  Detail & Related papers  (2023-07-16T00:03:59Z)
• TaskMatrix.AI: Completing Tasks by Connecting Foundation Models with Millions of APIs [71.7495056818522]
  We introduce TaskMatrix.AI as a new AI ecosystem that connects foundation models with millions of APIs for task completion. We will present our vision of how to build such an ecosystem, explain each key component, and use study cases to illustrate both the feasibility of this vision and the main challenges we need to address next.
  arXiv  Detail & Related papers  (2023-03-29T03:30:38Z)
• Towards Autonomous Satellite Communications: An AI-based Framework to Address System-level Challenges [0.0]
  The next generation of satellite constellations is designed to better address the future needs of our connected society. There is still not a clear path to achieve fully-autonomous satellite systems. In this paper we try to bridge this gap by characterizing the system-level needs that must be met to increase satellite autonomy.
  arXiv  Detail & Related papers  (2021-12-11T19:36:58Z)
• How to Reach Real-Time AI on Consumer Devices? Solutions for Programmable and Custom Architectures [7.085772863979686]
  Deep neural networks (DNNs) have led to large strides in various Artificial Intelligence (AI) inference tasks, such as object and speech recognition. deploying such AI models across commodity devices faces significant challenges. We present techniques for achieving real-time performance following a cross-stack approach.
  arXiv  Detail & Related papers  (2021-06-21T11:23:12Z)
• Federated Learning: A Signal Processing Perspective [144.63726413692876]
  Federated learning is an emerging machine learning paradigm for training models across multiple edge devices holding local datasets, without explicitly exchanging the data. This article provides a unified systematic framework for federated learning in a manner that encapsulates and highlights the main challenges that are natural to treat using signal processing tools.
  arXiv  Detail & Related papers  (2021-03-31T15:14:39Z)
• Technology Readiness Levels for Machine Learning Systems [107.56979560568232]
  Development and deployment of machine learning systems can be executed easily with modern tools, but the process is typically rushed and means-to-an-end. We have developed a proven systems engineering approach for machine learning development and deployment. Our "Machine Learning Technology Readiness Levels" framework defines a principled process to ensure robust, reliable, and responsible systems.
  arXiv  Detail & Related papers  (2021-01-11T15:54:48Z)
• Automated Search for Resource-Efficient Branched Multi-Task Networks [81.48051635183916]
  We propose a principled approach, rooted in differentiable neural architecture search, to automatically define branching structures in a multi-task neural network. We show that our approach consistently finds high-performing branching structures within limited resource budgets.
  arXiv  Detail & Related papers  (2020-08-24T09:49:19Z)
• Towards an Interface Description Template for AI-enabled Systems [77.34726150561087]
  Reuse is a common system architecture approach that seeks to instantiate a system architecture with existing components. There is currently no framework that guides the selection of necessary information to assess their portability to operate in a system different than the one for which the component was originally purposed. We present ongoing work on establishing an interface description template that captures the main information of an AI-enabled component.
  arXiv  Detail & Related papers  (2020-07-13T20:30:26Z)
• Technology Readiness Levels for AI & ML [79.22051549519989]
  Development of machine learning systems can be executed easily with modern tools, but the process is typically rushed and means-to-an-end. Engineering systems follow well-defined processes and testing standards to streamline development for high-quality, reliable results. We propose a proven systems engineering approach for machine learning development and deployment.
  arXiv  Detail & Related papers  (2020-06-21T17:14:34Z)
• HCM: Hardware-Aware Complexity Metric for Neural Network Architectures [6.556553154231475]
  This paper introduces a hardware-aware complexity metric that aims to assist the system designer of the neural network architectures. We demonstrate how the proposed metric can help evaluate different design alternatives of neural network models on resource-restricted devices.
  arXiv  Detail & Related papers  (2020-04-19T16:42:51Z)
• Communication-Efficient Edge AI: Algorithms and Systems [39.28788394839187]
  Wide scale deployment of edge devices (e.g., IoT devices) generates an unprecedented scale of data. Such enormous data cannot all be sent from end devices to the cloud for processing. By pushing inference and training processes of AI models to edge nodes, edge AI has emerged as a promising alternative.
  arXiv  Detail & Related papers  (2020-02-22T09:27:55Z)

This list is automatically generated from the titles and abstracts of the papers in this site.

This site does not guarantee the quality of this site (including all information) and is not responsible for any consequences.