Dynamic Reliability Management in Neuromorphic Computing
- URL: http://arxiv.org/abs/2105.02038v1
- Date: Wed, 5 May 2021 13:17:17 GMT
- Title: Dynamic Reliability Management in Neuromorphic Computing
- Authors: Shihao Song, Jui Hanamshet, Adarsha Balaji, Anup Das, Jeffrey L.
Krichmar, Nikil D. Dutt, Nagarajan Kandasamy, Francky Catthoor
- Abstract summary: Neuromorphic computing systems use non-volatile memory (NVM) to implement high-density and low-energy synaptic storage.
Currents needed to operate NVMs cause aging of CMOS-based transistors in each neuron and synapse circuit in the hardware.
We propose a new technique to mitigate the aging-related reliability problems in neuromorphic systems, by designing an intelligent run-time manager.
- Score: 8.616676521313815
- License: http://creativecommons.org/licenses/by/4.0/
- Abstract: Neuromorphic computing systems uses non-volatile memory (NVM) to implement
high-density and low-energy synaptic storage. Elevated voltages and currents
needed to operate NVMs cause aging of CMOS-based transistors in each neuron and
synapse circuit in the hardware, drifting the transistor's parameters from
their nominal values. Aggressive device scaling increases power density and
temperature, which accelerates the aging, challenging the reliable operation of
neuromorphic systems. Existing reliability-oriented techniques periodically
de-stress all neuron and synapse circuits in the hardware at fixed intervals,
assuming worst-case operating conditions, without actually tracking their aging
at run time. To de-stress these circuits, normal operation must be interrupted,
which introduces latency in spike generation and propagation, impacting the
inter-spike interval and hence, performance, e.g., accuracy. We propose a new
architectural technique to mitigate the aging-related reliability problems in
neuromorphic systems, by designing an intelligent run-time manager (NCRTM),
which dynamically destresses neuron and synapse circuits in response to the
short-term aging in their CMOS transistors during the execution of machine
learning workloads, with the objective of meeting a reliability target. NCRTM
de-stresses these circuits only when it is absolutely necessary to do so,
otherwise reducing the performance impact by scheduling de-stress operations
off the critical path. We evaluate NCRTM with state-of-the-art machine learning
workloads on a neuromorphic hardware. Our results demonstrate that NCRTM
significantly improves the reliability of neuromorphic hardware, with marginal
impact on performance.
Related papers
- Towards Low-latency Event-based Visual Recognition with Hybrid Step-wise Distillation Spiking Neural Networks [50.32980443749865]
Spiking neural networks (SNNs) have garnered significant attention for their low power consumption and high biologicalability.
Current SNNs struggle to balance accuracy and latency in neuromorphic datasets.
We propose Step-wise Distillation (HSD) method, tailored for neuromorphic datasets.
arXiv Detail & Related papers (2024-09-19T06:52:34Z) - Advancing Spatio-Temporal Processing in Spiking Neural Networks through Adaptation [6.233189707488025]
In this article, we analyze the dynamical, computational, and learning properties of adaptive LIF neurons and networks thereof.
We show that the superiority of networks of adaptive LIF neurons extends to the prediction and generation of complex time series.
arXiv Detail & Related papers (2024-08-14T12:49:58Z) - Resistive Memory-based Neural Differential Equation Solver for Score-based Diffusion Model [55.116403765330084]
Current AIGC methods, such as score-based diffusion, are still deficient in terms of rapidity and efficiency.
We propose a time-continuous and analog in-memory neural differential equation solver for score-based diffusion.
We experimentally validate our solution with 180 nm resistive memory in-memory computing macros.
arXiv Detail & Related papers (2024-04-08T16:34:35Z) - Single Neuromorphic Memristor closely Emulates Multiple Synaptic
Mechanisms for Energy Efficient Neural Networks [71.79257685917058]
We demonstrate memristive nano-devices based on SrTiO3 that inherently emulate all these synaptic functions.
These memristors operate in a non-filamentary, low conductance regime, which enables stable and energy efficient operation.
arXiv Detail & Related papers (2024-02-26T15:01:54Z) - Long Short-term Memory with Two-Compartment Spiking Neuron [64.02161577259426]
We propose a novel biologically inspired Long Short-Term Memory Leaky Integrate-and-Fire spiking neuron model, dubbed LSTM-LIF.
Our experimental results, on a diverse range of temporal classification tasks, demonstrate superior temporal classification capability, rapid training convergence, strong network generalizability, and high energy efficiency of the proposed LSTM-LIF model.
This work, therefore, opens up a myriad of opportunities for resolving challenging temporal processing tasks on emerging neuromorphic computing machines.
arXiv Detail & Related papers (2023-07-14T08:51:03Z) - Neuromorphic analog circuits for robust on-chip always-on learning in
spiking neural networks [1.9809266426888898]
Mixed-signal neuromorphic systems represent a promising solution for solving extreme-edge computing tasks.
Their spiking neural network circuits are optimized for processing sensory data on-line in continuous-time.
We design on-chip learning circuits with short-term analog dynamics and long-term tristate discretization mechanisms.
arXiv Detail & Related papers (2023-07-12T11:14:25Z) - The Expressive Leaky Memory Neuron: an Efficient and Expressive Phenomenological Neuron Model Can Solve Long-Horizon Tasks [64.08042492426992]
We introduce the Expressive Memory (ELM) neuron model, a biologically inspired model of a cortical neuron.
Our ELM neuron can accurately match the aforementioned input-output relationship with under ten thousand trainable parameters.
We evaluate it on various tasks with demanding temporal structures, including the Long Range Arena (LRA) datasets.
arXiv Detail & Related papers (2023-06-14T13:34:13Z) - Intelligence Processing Units Accelerate Neuromorphic Learning [52.952192990802345]
Spiking neural networks (SNNs) have achieved orders of magnitude improvement in terms of energy consumption and latency.
We present an IPU-optimized release of our custom SNN Python package, snnTorch.
arXiv Detail & Related papers (2022-11-19T15:44:08Z) - Reliability-Performance Trade-offs in Neuromorphic Computing [0.30458514384586394]
Neuromorphic architectures built with Non-Volatile Memory (NVM) can significantly improve the energy efficiency of machine learning tasks designed with Spiking Neural Networks (SNNs)
We observe that the parasitic voltage drops create a significant asymmetry in programming speed and reliability of NVM cells in a crossbar.
This asymmetry in neuromorphic architectures create reliability-performance trade-offs, which can be exploited efficiently using SNN mapping techniques.
arXiv Detail & Related papers (2020-09-26T19:38:18Z) - A Case for Lifetime Reliability-Aware Neuromorphic Computing [0.30458514384586394]
We evaluate the long-term, i.e., lifetime reliability impact of executing state-of-the-art machine learning tasks on a neuromorphic hardware.
We show the reliability-performance trade-off obtained due to periodic relaxation of neuromorphic circuits.
arXiv Detail & Related papers (2020-07-04T23:53:13Z) - Improving Dependability of Neuromorphic Computing With Non-Volatile
Memory [5.306819482496464]
This paper proposes RENEU, a reliability-oriented approach to map machine learning applications to neuromorphic hardware.
Fundamental to RENEU is a novel formulation of the aging of CMOS-based circuits in a neuromorphic hardware considering different failure mechanisms.
Our results demonstrate an average 38% reduction in circuit aging, leading to an average 18% improvement in the lifetime of the hardware compared to current practices.
arXiv Detail & Related papers (2020-06-10T14:50:28Z)
This list is automatically generated from the titles and abstracts of the papers in this site.
This site does not guarantee the quality of this site (including all information) and is not responsible for any consequences.