In-filter Computing For Designing Ultra-light Acoustic Pattern Recognizers

• URL: http://arxiv.org/abs/2109.06171v1
• Date: Sat, 11 Sep 2021 08:16:53 GMT
• Title: In-filter Computing For Designing Ultra-light Acoustic Pattern Recognizers
• Authors: Abhishek Ramdas Nair, Shantanu Chakrabartty, and Chetan Singh Thakur
• Abstract summary: We present a novel in-filter computing framework that can be used for designing ultra-light acoustic classifiers. The proposed architecture integrates the convolution and nonlinear filtering operations directly into the kernels of a Support Vector Machine. We show that the system can achieve robust classification performance on benchmark sound recognition tasks using only 1.5k Look-Up Tables (LUTs) and 2.8k Flip-Flops (FFs)
• Score: 6.335302509003343
• License: http://creativecommons.org/licenses/by/4.0/
• Abstract: We present a novel in-filter computing framework that can be used for designing ultra-light acoustic classifiers for use in smart internet-of-things (IoTs). Unlike a conventional acoustic pattern recognizer, where the feature extraction and classification are designed independently, the proposed architecture integrates the convolution and nonlinear filtering operations directly into the kernels of a Support Vector Machine (SVM). The result of this integration is a template-based SVM whose memory and computational footprint (training and inference) is light enough to be implemented on an FPGA-based IoT platform. While the proposed in-filter computing framework is general enough, in this paper, we demonstrate this concept using a Cascade of Asymmetric Resonator with Inner Hair Cells (CAR-IHC) based acoustic feature extraction algorithm. The complete system has been optimized using time-multiplexing and parallel-pipeline techniques for a Xilinx Spartan 7 series Field Programmable Gate Array (FPGA). We show that the system can achieve robust classification performance on benchmark sound recognition tasks using only ~ 1.5k Look-Up Tables (LUTs) and ~ 2.8k Flip-Flops (FFs), a significant improvement over other approaches.

Related papers

• fSEAD: a Composable FPGA-based Streaming Ensemble Anomaly Detection Library [1.8570740863168362]
  Machine learning ensembles combine multiple base models to produce a more accurate output. We propose a flexible computing architecture consisting of multiple partially reconfigurable regions, pblocks, which each implement anomaly detectors. Our proof-of-concept design supports three state-of-the-art anomaly detection algorithms: Loda, RS-Hash and xStream.
  arXiv  Detail & Related papers  (2024-06-10T03:38:35Z)
• Enhancement of a Text-Independent Speaker Verification System by using Feature Combination and Parallel-Structure Classifiers [0.0]
  This paper explores the two modules: feature extraction and classification. The choice of the most appropriate acoustic features is a crucial factor for performing robust speaker verification. To enhance the system more in noisy environments, the inclusion of the multiband noise removal technique as a preprocessing stage is proposed.
  arXiv  Detail & Related papers  (2024-01-26T17:19:59Z)
• Fast Inner-Product Algorithms and Architectures for Deep Neural Network Accelerators [0.0]
  We introduce a new algorithm called the Free-pipeline Fast Inner Product (FFIP) and its hardware architecture. FIP is applicable to all machine learning (ML) model layers that can mainly decompose to matrix multiplication. We show that FFIP can be seamlessly incorporated into traditional fixed-point systolic array ML accelerators.
  arXiv  Detail & Related papers  (2023-11-20T22:37:20Z)
• Dynamic Perceiver for Efficient Visual Recognition [87.08210214417309]
  We propose Dynamic Perceiver (Dyn-Perceiver) to decouple the feature extraction procedure and the early classification task. A feature branch serves to extract image features, while a classification branch processes a latent code assigned for classification tasks. Early exits are placed exclusively within the classification branch, thus eliminating the need for linear separability in low-level features.
  arXiv  Detail & Related papers  (2023-06-20T03:00:22Z)
• One-Dimensional Deep Image Prior for Curve Fitting of S-Parameters from Electromagnetic Solvers [57.441926088870325]
  Deep Image Prior (DIP) is a technique that optimized the weights of a randomly-d convolutional neural network to fit a signal from noisy or under-determined measurements. Relative to publicly available implementations of Vector Fitting (VF), our method shows superior performance on nearly all test examples.
  arXiv  Detail & Related papers  (2023-06-06T20:28:37Z)
• Reconfigurable Distributed FPGA Cluster Design for Deep Learning Accelerators [59.11160990637615]
  We propose a distributed system based on lowpower embedded FPGAs designed for edge computing applications. The proposed system can simultaneously execute diverse Neural Network (NN) models, arrange the graph in a pipeline structure, and manually allocate greater resources to the most computationally intensive layers of the NN graph.
  arXiv  Detail & Related papers  (2023-05-24T16:08:55Z)
• Multiplierless In-filter Computing for tinyML Platforms [6.878219199575747]
  We present a novel multiplierless framework for in-filter acoustic classification. We use MP-based approximation for training, including backpropagation mitigating approximation errors. The framework is more efficient than traditional classification frameworks with just less than 1K slices.
  arXiv  Detail & Related papers  (2023-04-24T04:33:44Z)
• Parallel APSM for Fast and Adaptive Digital SIC in Full-Duplex Transceivers with Nonlinearity [19.534700035048637]
  kernel-based adaptive filter is applied for the digital digital domain self-interference cancellation (SIC) in transceiver in full (FD) mode. They demonstrate that the kernel-based algorithm achieves a favorable level of digital SIC while enabling parallel computation-based implementation within a rich and nonlinear function space.
  arXiv  Detail & Related papers  (2022-07-12T11:17:22Z)
• Task-Oriented Sensing, Computation, and Communication Integration for Multi-Device Edge AI [108.08079323459822]
  This paper studies a new multi-intelligent edge artificial-latency (AI) system, which jointly exploits the AI model split inference and integrated sensing and communication (ISAC) We measure the inference accuracy by adopting an approximate but tractable metric, namely discriminant gain.
  arXiv  Detail & Related papers  (2022-07-03T06:57:07Z)
• An Adaptive Device-Edge Co-Inference Framework Based on Soft Actor-Critic [72.35307086274912]
  High-dimension parameter model and large-scale mathematical calculation restrict execution efficiency, especially for Internet of Things (IoT) devices. We propose a new Deep Reinforcement Learning (DRL)-Soft Actor Critic for discrete (SAC-d), which generates the emphexit point, emphexit point, and emphcompressing bits by soft policy iterations. Based on the latency and accuracy aware reward design, such an computation can well adapt to the complex environment like dynamic wireless channel and arbitrary processing, and is capable of supporting the 5G URL
  arXiv  Detail & Related papers  (2022-01-09T09:31:50Z)
• Any-to-Many Voice Conversion with Location-Relative Sequence-to-Sequence Modeling [61.351967629600594]
  This paper proposes an any-to-many location-relative, sequence-to-sequence (seq2seq), non-parallel voice conversion approach. In this approach, we combine a bottle-neck feature extractor (BNE) with a seq2seq synthesis module. Objective and subjective evaluations show that the proposed any-to-many approach has superior voice conversion performance in terms of both naturalness and speaker similarity.
  arXiv  Detail & Related papers  (2020-09-06T13:01:06Z)

This list is automatically generated from the titles and abstracts of the papers in this site.

This site does not guarantee the quality of this site (including all information) and is not responsible for any consequences.