Error mitigation, optimization, and extrapolation on a trapped ion testbed
- URL: http://arxiv.org/abs/2307.07027v4
- Date: Thu, 12 Sep 2024 19:15:20 GMT
- Title: Error mitigation, optimization, and extrapolation on a trapped ion testbed
- Authors: Oliver G. Maupin, Ashlyn D. Burch, Brandon Ruzic, Christopher G. Yale, Antonio Russo, Daniel S. Lobser, Melissa C. Revelle, Matthew N. Chow, Susan M. Clark, Andrew J. Landahl, Peter J. Love,
- Abstract summary: A form of error mitigation called zero noise extrapolation (ZNE) can decrease an algorithm's sensitivity to these errors without increasing the number of required qubits.
We explore different methods for integrating this error mitigation technique into the Variational Quantum Eigensolver (VQE) algorithm.
Our results show that the efficacy of this error mitigation technique depends on choosing the correct implementation for a given device architecture.
- Score: 0.05185707610786576
- License: http://arxiv.org/licenses/nonexclusive-distrib/1.0/
- Abstract: Current noisy intermediate-scale quantum (NISQ) trapped-ion devices are subject to errors which can significantly impact the accuracy of calculations if left unchecked. A form of error mitigation called zero noise extrapolation (ZNE) can decrease an algorithm's sensitivity to these errors without increasing the number of required qubits. Here, we explore different methods for integrating this error mitigation technique into the Variational Quantum Eigensolver (VQE) algorithm for calculating the ground state of the HeH+ molecule at 0.8 Angstrom in the presence of realistic noise. Using the Quantum Scientific Computing Open User Testbed (QSCOUT) trapped-ion device, we test three methods of scaling noise for extrapolation: time-stretching the two-qubit gates, scaling the sideband amplitude parameter, and inserting two-qubit gate identity operations into the ansatz circuit. We find time-stretching and sideband amplitude scaling fail to scale the noise on our particular hardware in a way that can be directly extrapolated to zero noise. Scaling our noise with global gate identity insertions and extrapolating after variational optimization, we achieve an estimate of the ground state energy within -0.004 +- 0.04 Hartree; outside chemical accuracy, but greatly improved over our non-error-mitigated estimate with error 0.127 +- 0.008 Hartree. Our results show that the efficacy of this error mitigation technique depends on choosing the correct implementation for a given device architecture.
Related papers
- Inverted-circuit zero-noise extrapolation for quantum gate error mitigation [0.0]
We propose a simple method for estimating the strength of errors occurring in a quantum circuit.
The method determines the error strength for a circuit by appending to it the inverted circuit and measuring the probability of the initial state.
Our method proves to be particularly effective on current hardware, showcasing its suitability for near-term quantum computing applications.
arXiv Detail & Related papers (2024-03-03T20:27:27Z) - Fast Flux-Activated Leakage Reduction for Superconducting Quantum
Circuits [84.60542868688235]
leakage out of the computational subspace arising from the multi-level structure of qubit implementations.
We present a resource-efficient universal leakage reduction unit for superconducting qubits using parametric flux modulation.
We demonstrate that using the leakage reduction unit in repeated weight-two stabilizer measurements reduces the total number of detected errors in a scalable fashion.
arXiv Detail & Related papers (2023-09-13T16:21:32Z) - Learning correlated noise in a 39-qubit quantum processor [0.38073142980732994]
Building error-corrected quantum computers relies crucially on measuring and modeling noise on candidate devices.
Here we propose a method of extracting detailed information of the noise in a device running syndrome extraction circuits.
We show how to extract from the 20 data qubits the information needed to build noise models of various sophistication.
arXiv Detail & Related papers (2023-03-01T19:07:35Z) - Error Mitigation Thresholds in Noisy Random Quantum Circuits [0.30723404270319693]
We study the robustness of probabilistic error cancellation and tensor network error mitigation when the noise is imperfectly characterized.
For one-dimensional circuits, error mitigation fails at an $mathcalO(1)$ time for any imperfection in the characterization of disorder.
We discuss further implications for tests of quantum computational advantage, fault-tolerant probes of measurement-induced phase transitions, and quantum algorithms in near-term devices.
arXiv Detail & Related papers (2023-02-08T19:00:01Z) - The Accuracy vs. Sampling Overhead Trade-off in Quantum Error Mitigation
Using Monte Carlo-Based Channel Inversion [84.66087478797475]
Quantum error mitigation (QEM) is a class of promising techniques for reducing the computational error of variational quantum algorithms.
We consider a practical channel inversion strategy based on Monte Carlo sampling, which introduces additional computational error.
We show that when the computational error is small compared to the dynamic range of the error-free results, it scales with the square root of the number of gates.
arXiv Detail & Related papers (2022-01-20T00:05:01Z) - Measuring NISQ Gate-Based Qubit Stability Using a 1+1 Field Theory and
Cycle Benchmarking [50.8020641352841]
We study coherent errors on a quantum hardware platform using a transverse field Ising model Hamiltonian as a sample user application.
We identify inter-day and intra-day qubit calibration drift and the impacts of quantum circuit placement on groups of qubits in different physical locations on the processor.
This paper also discusses how these measurements can provide a better understanding of these types of errors and how they may improve efforts to validate the accuracy of quantum computations.
arXiv Detail & Related papers (2022-01-08T23:12:55Z) - Performance of teleportation-based error correction circuits for bosonic
codes with noisy measurements [58.720142291102135]
We analyze the error-correction capabilities of rotation-symmetric codes using a teleportation-based error-correction circuit.
We find that with the currently achievable measurement efficiencies in microwave optics, bosonic rotation codes undergo a substantial decrease in their break-even potential.
arXiv Detail & Related papers (2021-08-02T16:12:13Z) - Quasiprobability decompositions with reduced sampling overhead [4.38301148531795]
Quantum error mitigation techniques can reduce noise on current quantum hardware without the need for fault-tolerant quantum error correction.
We present a new algorithm based on mathematical optimization that aims to choose the quasiprobability decomposition in a noise-aware manner.
arXiv Detail & Related papers (2021-01-22T19:00:06Z) - Modeling and mitigation of cross-talk effects in readout noise with
applications to the Quantum Approximate Optimization Algorithm [0.0]
Noise mitigation can be performed up to some error for which we derive upper bounds.
Experiments on 15 (23) qubits using IBM's devices to test both the noise model and the error-mitigation scheme.
We show that similar effects are expected for Haar-random quantum states and states generated by shallow-depth random circuits.
arXiv Detail & Related papers (2021-01-07T02:19:58Z) - Neural Control Variates [71.42768823631918]
We show that a set of neural networks can face the challenge of finding a good approximation of the integrand.
We derive a theoretically optimal, variance-minimizing loss function, and propose an alternative, composite loss for stable online training in practice.
Specifically, we show that the learned light-field approximation is of sufficient quality for high-order bounces, allowing us to omit the error correction and thereby dramatically reduce the noise at the cost of negligible visible bias.
arXiv Detail & Related papers (2020-06-02T11:17:55Z) - A deep learning model for noise prediction on near-term quantum devices [137.6408511310322]
We train a convolutional neural network on experimental data from a quantum device to learn a hardware-specific noise model.
A compiler then uses the trained network as a noise predictor and inserts sequences of gates in circuits so as to minimize expected noise.
arXiv Detail & Related papers (2020-05-21T17:47:29Z)
This list is automatically generated from the titles and abstracts of the papers in this site.
This site does not guarantee the quality of this site (including all information) and is not responsible for any consequences.