Leveraging Hardware Power through Optimal Pulse Profiling for Each Qubit Pair

• URL: http://arxiv.org/abs/2411.19308v1
• Date: Thu, 28 Nov 2024 18:29:59 GMT
• Title: Leveraging Hardware Power through Optimal Pulse Profiling for Each Qubit Pair
• Authors: Yuchen Zhu, Jinglei Cheng, Boxi Li, Yidong Zhou, Yufei Ding, Zhiding Liang,
• Abstract summary: Existing calibration methods, utilizing the same pulse waveform for two-qubit gates across the device, overlook hardware differences among physical qubits. In this paper, we enlarge the pulse candidates for two-qubit gates to three pulse waveforms, and introduce a fine-grained calibration protocol.
• Score: 9.721898684774121
• License:
• Abstract: In the scaling development of quantum computers, the calibration process emerges as a critical challenge. Existing calibration methods, utilizing the same pulse waveform for two-qubit gates across the device, overlook hardware differences among physical qubits and lack efficient parallel calibration. In this paper, we enlarge the pulse candidates for two-qubit gates to three pulse waveforms, and introduce a fine-grained calibration protocol. In the calibration protocol, three policies are proposed to profile each qubit pair with its optimal pulse waveform. Afterwards, calibration subgraphs are introduced to enable parallel calibraton through identifying compatible calibration operations. The protocol is validated on real machine with up to 127 qubits. Real-machine experiments demonstrates a minimum gate error of 0.001 with a median error of 0.006 which is 1.84x reduction compared to default pulse waveform provided by IBM. On device level, a double fold increase in quantum volume as well as 2.3x reduction in error per layered gate are achieved. The proposed protocol leverages the potential current hardware and could server as an important step toward fault-tolerant quantum computing.

Related papers

• Heisenberg-limited calibration of entangling gates with robust phase estimation [0.0]
  We show that robust phase estimation can enable high-precision, Heisenberg-limited estimates of coherent errors in multi-qubit gates. We experimentally demonstrate our calibration protocols by improving the operation of a two-qubit controlled-Z gate on a superconducting processor.
  arXiv  Detail & Related papers  (2025-02-10T17:21:42Z)
• In situ mixer calibration for superconducting quantum circuits [21.239311757123467]
  We introduce an in situ calibration technique and outcome-focused mixer calibration scheme using superconducting qubits. We experimentally validate the efficacy of this technique by benchmarking single-qubit gate fidelity and qubit coherence time.
  arXiv  Detail & Related papers  (2024-08-21T14:49:39Z)
• System Characterization of Dispersive Readout in Superconducting Qubits [37.940693612514984]
  We introduce a single protocol to measure the dispersive shift, resonator linewidth, and drive power used in the dispersive readout of superconducting qubits. We find that the resonator linewidth is poorly controlled with a factor of 2 between the maximum and minimum measured values. We also introduce a protocol for measuring the readout system efficiency using the same power levels as are used in typical qubit readout.
  arXiv  Detail & Related papers  (2024-02-01T08:15:16Z)
• Fast Flux-Activated Leakage Reduction for Superconducting Quantum Circuits [84.60542868688235]
  leakage out of the computational subspace arising from the multi-level structure of qubit implementations. We present a resource-efficient universal leakage reduction unit for superconducting qubits using parametric flux modulation. We demonstrate that using the leakage reduction unit in repeated weight-two stabilizer measurements reduces the total number of detected errors in a scalable fashion.
  arXiv  Detail & Related papers  (2023-09-13T16:21:32Z)
• Measuring NISQ Gate-Based Qubit Stability Using a 1+1 Field Theory and Cycle Benchmarking [50.8020641352841]
  We study coherent errors on a quantum hardware platform using a transverse field Ising model Hamiltonian as a sample user application. We identify inter-day and intra-day qubit calibration drift and the impacts of quantum circuit placement on groups of qubits in different physical locations on the processor. This paper also discusses how these measurements can provide a better understanding of these types of errors and how they may improve efforts to validate the accuracy of quantum computations.
  arXiv  Detail & Related papers  (2022-01-08T23:12:55Z)
• Experimental Bayesian calibration of trapped ion entangling operations [48.43720700248091]
  We develop and characterize an efficient calibration protocol to automatically estimate and adjust experimental parameters of the widely used Molmer-Sorensen entangling gate operation. We experimentally demonstrate a median gate infidelity of $1.3(1)cdot10-3$, requiring only $1200pm500$ experimental cycles, while completing the entire gate calibration procedure in less than one minute.
  arXiv  Detail & Related papers  (2021-12-02T16:59:00Z)
• Fault-tolerant parity readout on a shuttling-based trapped-ion quantum computer [64.47265213752996]
  We experimentally demonstrate a fault-tolerant weight-4 parity check measurement scheme. We achieve a flag-conditioned parity measurement single-shot fidelity of 93.2(2)%. The scheme is an essential building block in a broad class of stabilizer quantum error correction protocols.
  arXiv  Detail & Related papers  (2021-07-13T20:08:04Z)
• Automatic Qubit Characterization and Gate Optimization with QubiC [5.310385728746101]
  Current calibration techniques require complicated and verbose measurements to tune up qubits and gates. We develop a concise and automatic calibration protocol to characterize qubits and optimize gates using QubiC. We demonstrate the QubiC automatic calibration protocols are capable of delivering high-fidelity gates on the state-of-the-art transmon-type processor.
  arXiv  Detail & Related papers  (2021-04-22T05:09:56Z)
• Exponential suppression of bit or phase flip errors with repetitive error correction [56.362599585843085]
  State-of-the-art quantum platforms typically have physical error rates near $10-3$. Quantum error correction (QEC) promises to bridge this divide by distributing quantum logical information across many physical qubits. We implement 1D repetition codes embedded in a 2D grid of superconducting qubits which demonstrate exponential suppression of bit or phase-flip errors.
  arXiv  Detail & Related papers  (2021-02-11T17:11:20Z)
• Error-robust quantum logic optimization using a cloud quantum computer interface [0.0]
  We describe an experimental effort designing and deploying error-robust single-qubit operations using a cloud-based quantum computer and analog-layer programming access. We design numerically-optimized pulses that implement target operations and exhibit robustness to various error processes including dephasing noise, instabilities in control amplitudes, and crosstalk.
  arXiv  Detail & Related papers  (2020-10-15T22:47:16Z)
• Efficient and robust certification of genuine multipartite entanglement in noisy quantum error correction circuits [58.720142291102135]
  We introduce a conditional witnessing technique to certify genuine multipartite entanglement (GME) We prove that the detection of entanglement in a linear number of bipartitions by a number of measurements scales linearly, suffices to certify GME. We apply our method to the noisy readout of stabilizer operators of the distance-three topological color code and its flag-based fault-tolerant version.
  arXiv  Detail & Related papers  (2020-10-06T18:00:07Z)

This list is automatically generated from the titles and abstracts of the papers in this site.

This site does not guarantee the quality of this site (including all information) and is not responsible for any consequences.