PUFBind: PUF-Enabled Lightweight Program Binary Authentication for FPGA-based Embedded Systems

• URL: http://arxiv.org/abs/2501.07868v1
• Date: Tue, 14 Jan 2025 06:12:36 GMT
• Title: PUFBind: PUF-Enabled Lightweight Program Binary Authentication for FPGA-based Embedded Systems
• Authors: Sneha Swaroopa, Venkata Sreekanth Balijabudda, Rajat Subhra Chakraborty, Indrajit Chakrabarti,
• Abstract summary: Scheme is platform-agnostic and capable of operating in a "bare metal'' mode (no system software requirement) for maximum flexibility. We demonstrate a successful prototype implementation using the open-source PicoBlaze microcontroller on AMD/Xilinx FPGA.
• Score: 5.8647828164413625
• License:
• Abstract: Field Programmable Gate Array (FPGA)-based embedded systems have become mainstream in the last decade, often in security-sensitive applications. However, even with an authenticated hardware platform, compromised software can severely jeopardize the overall system security, making hardware protection insufficient if the software itself is malicious. In this paper, we propose a novel low-overhead hardware-software co-design solution that utilizes Physical Unclonable Functions (PUFs) to ensure the authenticity of program binaries for microprocessors/microcontrollers mapped on the FPGA. Our technique binds a program binary to a specific target FPGA through a PUF signature, performs runtime authentication for the program binary, and allows execution of the binary only after successful authentication. The proposed scheme is platform-agnostic and capable of operating in a "bare metal'' mode (no system software requirement) for maximum flexibility. Our scheme also does not require any modification of the original hardware design or program binary. We demonstrate a successful prototype implementation using the open-source PicoBlaze microcontroller on AMD/Xilinx FPGA, comparing its hardware resource footprint and performance with other existing solutions of a similar nature.

Related papers

• T-Edge: Trusted Heterogeneous Edge Computing [11.859343440194944]
  This paper proposes a practical trusted execution environment design for ARM/FPGA System-on-Chip platforms. The design features a dedicated security controller within the ARM TrustZone, overseeing FPGA reconfiguration and managing communication between CPU cores and FPGA fabrics. We employ an automated protocol verifier, ProVerif, to validate its compliance with essential security requirements.
  arXiv  Detail & Related papers  (2024-12-18T14:45:07Z)
• Hierarchical Mixture of Experts: Generalizable Learning for High-Level Synthesis [43.612837464039686]
  High-level synthesis (HLS) is a widely used tool in designing Field Programmable Gate Array (FPGA) We propose a more domain-generalizable model structure: a two-level hierarchical Mixture of Experts (MoE) In the low-level MoE, we apply MoE on three natural granularities of a program: node, basic block, and graph. The high-level MoE learns to aggregate the three granularities for the final decision.
  arXiv  Detail & Related papers  (2024-10-25T00:27:53Z)
• Embedded FPGA Developments in 130nm and 28nm CMOS for Machine Learning in Particle Detector Readout [0.7367855181841242]
  Field programmable gate array (eFPGA) technology allows the implementation of reconfigurable logic within the design of an application-specific integrated circuit (ASIC) An open-source framework called "FABulous" was used to design eFPGAs using 130 nm and 28 nm CMOS technology nodes. A machine learning-based classifier, designed for reduction of sensor data at the source, was synthesized and configured onto the eFPGA.
  arXiv  Detail & Related papers  (2024-04-26T20:59:23Z)
• The Feasibility of Implementing Large-Scale Transformers on Multi-FPGA Platforms [1.0636475069923585]
  There is merit to exploring the use of multiple FPGAs for large machine learning applications. There is no commonly-accepted flow for developing and deploying multi-FPGA applications. We develop a scalable multi-FPGA platform and some tools to map large applications to the platform.
  arXiv  Detail & Related papers  (2024-04-24T19:25:58Z)
• QubiC 2.0: An Extensible Open-Source Qubit Control System Capable of Mid-Circuit Measurement and Feed-Forward [8.446810641490789]
  Researchers manipulate and measure quantum processing units via the classical electronics control system. We developed an open-source FPGA-based quantum bit control system called QubiC for superconducting qubits. We upgraded the system to QubiC 2.0 on an Xilinx ZCU216 evaluation board and developed all these enriched features.
  arXiv  Detail & Related papers  (2023-09-19T05:35:39Z)
• Harnessing Deep Learning and HPC Kernels via High-Level Loop and Tensor Abstractions on CPU Architectures [67.47328776279204]
  This work introduces a framework to develop efficient, portable Deep Learning and High Performance Computing kernels. We decompose the kernel development in two steps: 1) Expressing the computational core using Processing Primitives (TPPs) and 2) Expressing the logical loops around TPPs in a high-level, declarative fashion. We demonstrate the efficacy of our approach using standalone kernels and end-to-end workloads that outperform state-of-the-art implementations on diverse CPU platforms.
  arXiv  Detail & Related papers  (2023-04-25T05:04:44Z)
• LL-GNN: Low Latency Graph Neural Networks on FPGAs for High Energy Physics [45.666822327616046]
  This work presents a novel reconfigurable architecture for Low Graph Neural Network (LL-GNN) designs for particle detectors. The LL-GNN design advances the next generation of trigger systems by enabling sophisticated algorithms to process experimental data efficiently.
  arXiv  Detail & Related papers  (2022-09-28T12:55:35Z)
• Building Your Own Trusted Execution Environments Using FPGA [16.206300249987354]
  BYOTee (Build Your Own Trusted Execution Environments) is an easy-to-use infrastructure for building multiple equally secure enclaves. BYOTee creates enclaves with customized hardware TCBs, which include softcore CPUs, block RAMs, and peripheral connections, in FPGA on demand.
  arXiv  Detail & Related papers  (2022-03-08T17:22:52Z)
• VAQF: Fully Automatic Software-hardware Co-design Framework for Low-bit Vision Transformer [121.85581713299918]
  We propose VAQF, a framework that builds inference accelerators on FPGA platforms for quantized Vision Transformers (ViTs) Given the model structure and the desired frame rate, VAQF will automatically output the required quantization precision for activations. This is the first time quantization has been incorporated into ViT acceleration on FPGAs.
  arXiv  Detail & Related papers  (2022-01-17T20:27:52Z)
• Extending XACC for Quantum Optimal Control [70.19683407682642]
  Quantum computing vendors are beginning to open up application programming for direct pulse-level quantum control. We present an extension to the XACC system-level quantum-classical software framework. This extension enables the translation of digital quantum circuit representations to equivalent pulse sequences.
  arXiv  Detail & Related papers  (2020-06-04T13:13:55Z)
• Enabling Pulse-level Programming, Compilation, and Execution in XACC [78.8942067357231]
  Gate-model quantum processing units (QPUs) are currently available from vendors over the cloud. Digital quantum programming approaches exist to run low-depth circuits on physical hardware. Vendors are beginning to open this pulse-level control system to the public via specified interfaces.
  arXiv  Detail & Related papers  (2020-03-26T15:08:32Z)

This list is automatically generated from the titles and abstracts of the papers in this site.

This site does not guarantee the quality of this site (including all information) and is not responsible for any consequences.