Self Clocked Digital LDO for Cryogenic Power Management in 22nm FDSOI with 98 Percent Efficiency

• URL: http://arxiv.org/abs/2505.10234v1
• Date: Thu, 15 May 2025 12:45:55 GMT
• Title: Self Clocked Digital LDO for Cryogenic Power Management in 22nm FDSOI with 98 Percent Efficiency
• Authors: A. Ashok, A. Cabrera, S. Baje, A. Zambanini, K. Allinger, A. Bahr, S. van Waasen,
• Abstract summary: Integrated cryogenic electronics together with semiconductor spin qubits is one way closer for scalability.<n>The proposed digital LDO is more resilient to mismatch and having self clocking and close and fine loops addresses the power efficiency and faster transient response.
• Score: 0.3926357402982764
• License: http://arxiv.org/licenses/nonexclusive-distrib/1.0/
• Abstract: A universal quantum computer~(QC), though promising ground breaking solutions to complex problems, still faces several challenges with respect to scalability. Current state-of-the-art QC use a great quantity of cables to connect the physical qubits, situated in the cryogenic temperature, to room temperature electronics. Integrated cryogenic electronics together with semiconductor spin qubits is one way closer for scalability. Such a scalable quantum computer can have qubits and the control electronics at 4K stage. Being at 4K, more thermal dissipation is allowed without overloading the cooling capability of the fridge. Still, control and power circuitry is expected to be highly efficient. While commercial CMOS technologies are found to be operatable at \qty{}{mK}, lack of reliable cryogenic models while designing, increased mismatches at cryo temperatures makes the design challenging and risky. Using an FDSOI technology with backgate biasing to compensate for the threshold voltage drift happening at cryo~(compensating around 200mV) and digital circuitry is a way to address this challenge. In this work, a self-clocked digital low dropout regulator (DLDO) is designed in FDSOI for high power efficient, variation tolerant regulator to supply cryogenic circuits for Quantum computing. The proposed digital LDO is more resilient to mismatch and having self clocking and close and fine loops addresses the power efficiency and faster transient response.

Related papers

• Cryogenic Control and Readout Integrated Circuits for Solid-State Quantum Computing [44.99833362998488]
  cryogenic integrated circuits (ICs) have emerged as potential alternatives to room-temperature electronics. operating at cryogenic temperatures can suppress electronic noise and improve qubit control fidelity. For CMOS ICs specifically, circuit design uncertainties arise due to a lack of reliable models for cryogenic field effect transistors.
  arXiv  Detail & Related papers  (2024-10-21T11:15:45Z)
• Demonstrating real-time and low-latency quantum error correction with superconducting qubits [52.08698178354922]
  We demonstrate low-latency feedback with a scalable FPGA decoder integrated into a superconducting quantum processor. We observe logical error suppression as the number of decoding rounds is increased. The decoder throughput and latency developed in this work, combined with continued device improvements, unlock the next generation of experiments.
  arXiv  Detail & Related papers  (2024-10-07T17:07:18Z)
• Parallel refreshed cryogenic charge-locking array with low power dissipation [0.0]
  cryogenic qubits will require an efficient way to supply large numbers of classic control signals. We present a power efficient approach to implement charge-locking array.
  arXiv  Detail & Related papers  (2024-03-27T20:24:18Z)
• Fast Flux-Activated Leakage Reduction for Superconducting Quantum Circuits [84.60542868688235]
  leakage out of the computational subspace arising from the multi-level structure of qubit implementations. We present a resource-efficient universal leakage reduction unit for superconducting qubits using parametric flux modulation. We demonstrate that using the leakage reduction unit in repeated weight-two stabilizer measurements reduces the total number of detected errors in a scalable fashion.
  arXiv  Detail & Related papers  (2023-09-13T16:21:32Z)
• Scaling up Superconducting Quantum Computers with Cryogenic RF-photonics [0.0]
  This paper focuses on scaling up the number of XY-control lines by using cryogenic RF-photonic links. We will first review and study the challenges of state-of-the-art proposed approaches. By analytically modeling the noise sources and thermal budget limits, we will show that our solution can achieve a scale up to a thousand of qubits.
  arXiv  Detail & Related papers  (2022-10-27T20:29:10Z)
• Enhancing the Coherence of Superconducting Quantum Bits with Electric Fields [62.997667081978825]
  We show that qubit coherence can be improved by tuning defects away from the qubit resonance using an applied DC-electric field. We also discuss how local gate electrodes can be implemented in superconducting quantum processors to enable simultaneous in-situ coherence optimization of individual qubits.
  arXiv  Detail & Related papers  (2022-08-02T16:18:30Z)
• A scalable helium gas cooling system for trapped-ion applications [51.715517570634994]
  A modular cooling system is presented for use with multiple ion-trapping experiments simultaneously. The cooling system is expected to deliver a net cooling power of 111 W at 70 K to up to four experiments.
  arXiv  Detail & Related papers  (2021-06-14T16:37:54Z)
• Interleaving: Modular architectures for fault-tolerant photonic quantum computing [50.591267188664666]
  Photonic fusion-based quantum computing (FBQC) uses low-loss photonic delays. We present a modular architecture for FBQC in which these components are combined to form "interleaving modules" Exploiting the multiplicative power of delays, each module can add thousands of physical qubits to the computational Hilbert space.
  arXiv  Detail & Related papers  (2021-03-15T18:00:06Z)
• A hole spin qubit in a fin field-effect transistor above 4 kelvin [0.0]
  We show that silicon FinFETs can host spin qubits operating above 4K. We achieve fast electrical control of hole spins with frequencies driving up to 150MHz, single-qubit gate fidelities at the fault-tolerance threshold, and a Rabi oscillation quality factor greater than 87.
  arXiv  Detail & Related papers  (2021-03-12T16:06:25Z)
• CMOS-based cryogenic control of silicon quantum circuits [3.165021390060888]
  A major challenge towards large-scale quantum computation is the interconnect complexity. Advanced lithography supports the fabrication of both CMOS control electronics and qubits in silicon. We report a cryogenic CMOS control chip operating at 3K, which outputs tailored microwave bursts to drive silicon quantum bits cooled to 20mK.
  arXiv  Detail & Related papers  (2020-09-29T17:51:58Z)

This list is automatically generated from the titles and abstracts of the papers in this site.

This site does not guarantee the quality of this site (including all information) and is not responsible for any consequences.