CMOS-based cryogenic control of silicon quantum circuits
- URL: http://arxiv.org/abs/2009.14185v1
- Date: Tue, 29 Sep 2020 17:51:58 GMT
- Title: CMOS-based cryogenic control of silicon quantum circuits
- Authors: Xiao Xue, Bishnu Patra, Jeroen P. G. van Dijk, Nodar Samkharadze,
Sushil Subramanian, Andrea Corna, Charles Jeon, Farhana Sheikh, Esdras
Juarez-Hernandez, Brando Perez Esparza, Huzaifa Rampurawala, Brent Carlton,
Surej Ravikumar, Carlos Nieva, Sungwon Kim, Hyung-Jin Lee, Amir Sammak,
Giordano Scappucci, Menno Veldhorst, Fabio Sebastiano, Masoud Babaie, Stefano
Pellerano, Edoardo Charbon, Lieven M. K. Vandersypen
- Abstract summary: A major challenge towards large-scale quantum computation is the interconnect complexity.
Advanced lithography supports the fabrication of both CMOS control electronics and qubits in silicon.
We report a cryogenic CMOS control chip operating at 3K, which outputs tailored microwave bursts to drive silicon quantum bits cooled to 20mK.
- Score: 3.165021390060888
- License: http://arxiv.org/licenses/nonexclusive-distrib/1.0/
- Abstract: The most promising quantum algorithms require quantum processors hosting
millions of quantum bits when targeting practical applications. A major
challenge towards large-scale quantum computation is the interconnect
complexity. In current solid-state qubit implementations, a major bottleneck
appears between the quantum chip in a dilution refrigerator and the room
temperature electronics. Advanced lithography supports the fabrication of both
CMOS control electronics and qubits in silicon. When the electronics are
designed to operate at cryogenic temperatures, it can ultimately be integrated
with the qubits on the same die or package, overcoming the wiring bottleneck.
Here we report a cryogenic CMOS control chip operating at 3K, which outputs
tailored microwave bursts to drive silicon quantum bits cooled to 20mK. We
first benchmark the control chip and find electrical performance consistent
with 99.99% fidelity qubit operations, assuming ideal qubits. Next, we use it
to coherently control actual silicon spin qubits and find that the cryogenic
control chip achieves the same fidelity as commercial instruments. Furthermore,
we highlight the extensive capabilities of the control chip by programming a
number of benchmarking protocols as well as the Deutsch-Josza algorithm on a
two-qubit quantum processor. These results open up the path towards a fully
integrated, scalable silicon-based quantum computer.
Related papers
- On-chip cryogenic multiplexing of Si/SiGe quantum devices [0.0]
We integrate classical circuitry and Si/SiGe quantum devices on the same chip, providing a test bed for qubit scale-up.
We leverage this set-up to probe device properties across a 6x6mm$2$ array of 16 Hall bars.
Building upon these results, we propose a vision for readout in a large-scale silicon quantum processor with a limited number of control connections.
arXiv Detail & Related papers (2024-10-17T16:26:41Z) - Quantum Compiling with Reinforcement Learning on a Superconducting Processor [55.135709564322624]
We develop a reinforcement learning-based quantum compiler for a superconducting processor.
We demonstrate its capability of discovering novel and hardware-amenable circuits with short lengths.
Our study exemplifies the codesign of the software with hardware for efficient quantum compilation.
arXiv Detail & Related papers (2024-06-18T01:49:48Z) - Supervised binary classification of small-scale digits images with a trapped-ion quantum processor [56.089799129458875]
We show that a quantum processor can correctly solve the basic classification task considered.
With the increase of the capabilities quantum processors, they can become a useful tool for machine learning.
arXiv Detail & Related papers (2024-06-17T18:20:51Z) - QuantumSEA: In-Time Sparse Exploration for Noise Adaptive Quantum
Circuits [82.50620782471485]
QuantumSEA is an in-time sparse exploration for noise-adaptive quantum circuits.
It aims to achieve two key objectives: (1) implicit circuits capacity during training and (2) noise robustness.
Our method establishes state-of-the-art results with only half the number of quantum gates and 2x time saving of circuit executions.
arXiv Detail & Related papers (2024-01-10T22:33:00Z) - Rapid cryogenic characterisation of 1024 integrated silicon quantum dots [0.6819010383838326]
We demonstrate the integration of 1024 silicon quantum dots with on-chip digital and analogue electronics, all operating below 1 K.
Key quantum dot parameters are extracted by fast automated machine learning routines to assess quantum dot yield and understand the impact of device design.
Results show how rapid large-scale studies of silicon quantum devices can be performed at lower temperatures and measurement rates orders of magnitude faster than current probing techniques.
arXiv Detail & Related papers (2023-10-31T13:14:43Z) - How to wire a 1000-qubit trapped ion quantum computer [0.0]
Small-scale quantum computers typically connect each qubit to one or more separate external signal sources.
This approach is not scalable due to the I/O limitations of the qubit chip.
We describe a control architecture called WISE that significantly reduces the I/O requirements of ion trap quantum computing chips.
arXiv Detail & Related papers (2023-05-22T07:01:57Z) - Overcoming I/O bottleneck in superconducting quantum computing:
multiplexed qubit control with ultra-low-power, base-temperature cryo-CMOS
multiplexer [40.37334699475035]
Large-scale superconducting quantum computing systems entail high-fidelity control and readout of qubits at millikelvin temperatures.
Cryo-electronics may offer a scalable and versatile solution to overcome this bottleneck.
Here we present an ultra-low power radio-frequency (RF) multiplexing cryo-electronics solution operating below 15 mK.
arXiv Detail & Related papers (2022-09-26T22:38:09Z) - Iterative Qubits Management for Quantum Index Searching in a Hybrid
System [56.39703478198019]
IQuCS aims at index searching and counting in a quantum-classical hybrid system.
We implement IQuCS with Qiskit and conduct intensive experiments.
Results demonstrate that it reduces qubits consumption by up to 66.2%.
arXiv Detail & Related papers (2022-09-22T21:54:28Z) - Quantum thermodynamic methods to purify a qubit on a quantum processing
unit [68.8204255655161]
We report on a quantum thermodynamic method to purify a qubit on a quantum processing unit equipped with identical qubits.
Our starting point is a three qubit design that emulates the well known two qubit swap engine.
We implement it on a publicly available superconducting qubit based QPU, and observe a purification capability down to 200 mK.
arXiv Detail & Related papers (2022-01-31T16:13:57Z) - Monolithic Integration of Quantum Resonant Tunneling Gate on a 22nm
FD-SOI CMOS Process [0.0]
We present a fully integrated Quantum Processor Unit in which the quantum core is co-located with control and detection circuits on the same die.
The power consumption of each detector and injector is 1mW and 0.27mW, respectively.
We demonstrate the feasibility of the proposed architecture in scaling-up the existing quantum core to thousands of qubits.
arXiv Detail & Related papers (2021-12-08T20:42:59Z) - Millikelvin temperature cryo-CMOS multiplexer for scalable quantum
device characterisation [44.07593636917153]
Quantum computers based on solid state qubits have been a subject of rapid development in recent years.
Currently, each quantum device is controlled and characterised though a dedicated signal line between room temperature and base temperature of a dilution refrigerator.
This approach is not scalable and is currently limiting the development of large-scale quantum system integration and quantum device characterisation.
arXiv Detail & Related papers (2020-11-23T16:22:15Z)
This list is automatically generated from the titles and abstracts of the papers in this site.
This site does not guarantee the quality of this site (including all information) and is not responsible for any consequences.