Batched high-rate logical operations for quantum LDPC codes
- URL: http://arxiv.org/abs/2510.06159v1
- Date: Tue, 07 Oct 2025 17:26:10 GMT
- Title: Batched high-rate logical operations for quantum LDPC codes
- Authors: Qian Xu, Hengyun Zhou, Dolev Bluvstein, Madelyn Cain, Marcin Kalinowski, John Preskill, Mikhail D. Lukin, Nishad Maskara,
- Abstract summary: High-rate quantum LDPC codes reduce memory overhead by densely packing many logical qubits into a single block of physical qubits.<n>We extend this concept to high-rate computation by constructing emphbatched fault-tolerant operations that apply the same logical gate across many code blocks in parallel.
- Score: 2.722479714583866
- License: http://creativecommons.org/licenses/by-nc-nd/4.0/
- Abstract: High-rate quantum LDPC (qLDPC) codes reduce memory overhead by densely packing many logical qubits into a single block of physical qubits. Here we extend this concept to high-rate computation by constructing \emph{batched} fault-tolerant operations that apply the same logical gate across many code blocks in parallel. By leveraging shared physical resources to execute many logical operations in parallel, these operations realize high rates in space-time and significantly reduce computational costs. For \emph{arbitrary} CSS qLDPC codes, we build batched gadgets with \emph{constant space-time overhead} (assuming fast classical computation) for (i) single-shot error correction, state preparation, and code surgeries (ii) code switching, and (iii) addressable Clifford gates. Using these batched gadgets we also construct parallel non-Clifford gates with low space-time cost. We outline principles for designing parallel quantum algorithms optimized for a batched architecture, and show in particular how lattice Hamiltonian dynamical simulations can be compiled efficiently. We also propose a near-term implementation using new self-dual Bivariate-Bicycle codes with high encoding rates ($\sim 1/10$), transversal Clifford gates, and global $T$ gates via parallel magic state cultivation, enabling Hamiltonian simulations with a lower space-time cost than analogous surface-code protocols and low-rate qLDPC protocols. These results open new paths toward scalable quantum computation via co-design of parallel quantum algorithms and high-rate fault-tolerant protocols.
Related papers
- QGPU: Parallel logic in quantum LDPC codes [1.9960650656921184]
Quantum low-density parity-check codes are a resource-efficient alternative to surface codes.<n>Key challenge is that logical qubits do not necessarily map to disjoint sets of physical qubits.<n>We introduce clustered-cyclic codes, a quantum low-density parity-check code family with finite-size instances.
arXiv Detail & Related papers (2026-03-05T17:26:00Z) - Exploiting Movable Logical Qubits for Lattice Surgery Compilation [43.290156259065554]
We introduce a paradigm shift by exploiting movable logical qubits via teleportation during the logical lattice surgery CNOT gate.<n> Numerical simulations show that the proposed approach can substantially reduce the routed circuit depth.<n>An open-source implementation of our method is available on GitHub.
arXiv Detail & Related papers (2025-12-03T19:00:04Z) - Explicit construction of low-overhead gadgets for gates on quantum LDPC codes [0.0]
A popular method for performing logical operations is by measuring logical Pauli operators.<n>We present a simple, explicit construction for fixed gadgets that can measure arbitrary logical Pauli operators on QLDPC codes.
arXiv Detail & Related papers (2025-11-20T02:41:31Z) - Optimization and Synthesis of Quantum Circuits with Global Gates [44.99833362998488]
We use global interactions, such as the Global Molmer-Sorensen gate present in ion trap hardware, to optimize and synthesize quantum circuits.<n>The algorithm is based on the ZX-calculus and uses a specialized circuit extraction routine that groups entangling gates into Global MolmerSorensen gates.<n>We benchmark the algorithm in a variety of circuits, and show how it improves their performance under state-of-the-art hardware considerations.
arXiv Detail & Related papers (2025-07-28T10:25:31Z) - Planar Fault-Tolerant Quantum Computation with Low Overhead [5.232949916418351]
We introduce code craft, a framework for designing fault-tolerant logical operations on planar BB codes.<n>We show that logical operations, including controlled-NOT gates, state transfers, and Pauli measurements, can be efficiently implemented within this framework.
arXiv Detail & Related papers (2025-06-22T15:07:03Z) - Fast correlated decoding of transversal logical algorithms [67.01652927671279]
Quantum error correction (QEC) is required for large-scale computation, but incurs a significant resource overhead.<n>Recent advances have shown that by jointly decoding logical qubits in algorithms composed of logical gates, the number of syndrome extraction rounds can be reduced.<n>Here, we reform the problem of decoding circuits by directly decoding relevant logical operator products as they propagate through the circuit.
arXiv Detail & Related papers (2025-05-19T18:00:00Z) - Extractors: QLDPC Architectures for Efficient Pauli-Based Computation [42.95092131256421]
We propose a new primitive that can augment any QLDPC memory into a computational block well-suited for Pauli-based computation.<n>In particular, any logical Pauli operator supported on the memory can be fault-tolerantly measured in one logical cycle.<n>Our architecture can implement universal quantum circuits via parallel logical measurements.
arXiv Detail & Related papers (2025-03-13T14:07:40Z) - Parallel Logical Measurements via Quantum Code Surgery [42.95092131256421]
Quantum code surgery is a flexible and low overhead technique for performing logical measurements on quantum error-correcting codes.<n>We present a code surgery scheme, applicable to any qubit stabiliser low-density parity check (LDPC) code, that fault-tolerantly measures many logical Pauli operators in parallel.
arXiv Detail & Related papers (2025-03-06T22:05:52Z) - Fast and Parallelizable Logical Computation with Homological Product Codes [3.4338109681532027]
High-rate quantum low-density-parity-check (qLDPC) codes promise a route to reduce qubit numbers, but performing computation while maintaining low space cost has required serialization of operations and extra time costs.
We design fast and parallelizable logical gates for qLDPC codes, demonstrating their utility for key algorithmic subroutines such as the quantum adder.
arXiv Detail & Related papers (2024-07-26T03:49:59Z) - Toward a 2D Local Implementation of Quantum LDPC Codes [1.1936126505067601]
Geometric locality is an important theoretical and practical factor for quantum low-density parity-check (qLDPC) codes.<n>We present an error correction protocol built on a bilayer architecture that aims to reduce operational overheads when restricted to 2D local gates.
arXiv Detail & Related papers (2024-04-26T19:48:07Z) - Universal qudit gate synthesis for transmons [44.22241766275732]
We design a superconducting qudit-based quantum processor.
We propose a universal gate set featuring a two-qudit cross-resonance entangling gate.
We numerically demonstrate the synthesis of $rm SU(16)$ gates for noisy quantum hardware.
arXiv Detail & Related papers (2022-12-08T18:59:53Z) - Realization of arbitrary doubly-controlled quantum phase gates [62.997667081978825]
We introduce a high-fidelity gate set inspired by a proposal for near-term quantum advantage in optimization problems.
By orchestrating coherent, multi-level control over three transmon qutrits, we synthesize a family of deterministic, continuous-angle quantum phase gates acting in the natural three-qubit computational basis.
arXiv Detail & Related papers (2021-08-03T17:49:09Z) - Building a fault-tolerant quantum computer using concatenated cat codes [44.03171880260564]
We present a proposed fault-tolerant quantum computer based on cat codes with outer quantum error-correcting codes.
We numerically simulate quantum error correction when the outer code is either a repetition code or a thin rectangular surface code.
We find that with around 1,000 superconducting circuit components, one could construct a fault-tolerant quantum computer.
arXiv Detail & Related papers (2020-12-07T23:22:40Z)
This list is automatically generated from the titles and abstracts of the papers in this site.
This site does not guarantee the quality of this site (including all information) and is not responsible for any consequences.