Subspace Leakage Error Randomized Benchmarking of Mølmer-Sørensen Gates
- URL: http://arxiv.org/abs/2510.09508v1
- Date: Fri, 10 Oct 2025 16:11:26 GMT
- Title: Subspace Leakage Error Randomized Benchmarking of Mølmer-Sørensen Gates
- Authors: R. T. Sutherland, A. C. Hughes, J. P. Marceaux, H. M. Knaack, C. M. Löschnauer, R. Srinivas,
- Abstract summary: We demonstrate a new technique that adapts single-qubit randomized benchmarking to two-qubit Molmer-Sorensen gates.<n>We use the controllable gate phase to generate Cliffords that act on a two-state subspace, enabling benchmarking of two-qubit gates without single-qubit operations.
- Score: 0.0
- License: http://arxiv.org/licenses/nonexclusive-distrib/1.0/
- Abstract: We demonstrate a new technique that adapts single-qubit randomized benchmarking to two-qubit M{\o}lmer-S{\o}rensen gates. We use the controllable gate phase to generate Cliffords that act on a two-state subspace, enabling benchmarking of two-qubit gates without single-qubit operations. In addition to quantifying the gate infidelity, the protocol provides valuable information about the type of error by distinguishing between those that conserve the two-state subspace and those that result in leakage out of it. We demonstrate the protocol for calibrating and validating all-electronic maximally entangling gates in a trapped-ion quantum computer, achieving a two-qubit gate error of $2.6 (2)\times10^{-4}$.
Related papers
- Above 99.9% Fidelity Single-Qubit Gates, Two-Qubit Gates, and Readout in a Single Superconducting Quantum Device [58.154405222706146]
tuning of qubit-coupler coupling strengths in a superconducting circuit with two transmon qubits coupled via a tunable coupler enables high-fidelity single- and two-qubit gates.<n>We achieve a 40h-averaged CZ gate fidelity of 99.93%, simultaneous single-qubit gate fidelities of 99.98%, and readout fidelities over 99.94% in a single device.
arXiv Detail & Related papers (2025-08-22T14:49:47Z) - Suppressing crosstalk for Rydberg quantum gates [0.09999629695552195]
We present a method to suppress crosstalk from implementing controlled-Z gates via local addressing in neutral atom quantum computers.<n>Our results pave the way for using local addressing for high-fidelity quantum gates on Rydberg-based quantum computers.
arXiv Detail & Related papers (2025-07-14T14:57:50Z) - Fast Flux-Activated Leakage Reduction for Superconducting Quantum
Circuits [84.60542868688235]
leakage out of the computational subspace arising from the multi-level structure of qubit implementations.
We present a resource-efficient universal leakage reduction unit for superconducting qubits using parametric flux modulation.
We demonstrate that using the leakage reduction unit in repeated weight-two stabilizer measurements reduces the total number of detected errors in a scalable fashion.
arXiv Detail & Related papers (2023-09-13T16:21:32Z) - Quantum control landscape for generation of $H$ and $T$ gates in an open
qubit with both coherent and environmental drive [57.70351255180495]
An important problem in quantum computation is generation of single-qubit quantum gates such as Hadamard ($H$) and $pi/8$ ($T$)
Here we consider the problem of optimal generation of $H$ and $T$ gates using coherent control and the environment as a resource acting on the qubit via incoherent control.
arXiv Detail & Related papers (2023-09-05T09:05:27Z) - Witnessing entanglement in trapped-ion quantum error correction under
realistic noise [41.94295877935867]
Quantum Error Correction (QEC) exploits redundancy by encoding logical information into multiple physical qubits.
We present a detailed microscopic error model to estimate the average gate infidelity of two-qubit light-shift gates used in trapped-ion platforms.
We then apply this realistic error model to quantify the multipartite entanglement generated by circuits that act as QEC building blocks.
arXiv Detail & Related papers (2022-12-14T20:00:36Z) - Extensive characterization of a family of efficient three-qubit gates at
the coherence limit [0.4471952592011114]
We implement a three-qubit gate by simultaneously applying two-qubit operations.
We generate two classes of entangled states, the GHZ and W states, by applying the new gate only once.
We analyze the experimental and statistical errors on the fidelity of the gates and of the target states.
arXiv Detail & Related papers (2022-07-06T19:42:29Z) - Experimental Characterization of Fault-Tolerant Circuits in Small-Scale
Quantum Processors [67.47400131519277]
A code's logical gate set may be deemed fault-tolerant for gate sequences larger than 10 gates.
Some circuits did not satisfy the fault tolerance criterion.
It is most accurate to assess the fault tolerance criterion when the circuits tested are restricted to those that give rise to an output state with a low dimension.
arXiv Detail & Related papers (2021-12-08T01:52:36Z) - Software mitigation of coherent two-qubit gate errors [55.878249096379804]
Two-qubit gates are important components of quantum computing.
But unwanted interactions between qubits (so-called parasitic gates) can degrade the performance of quantum applications.
We present two software methods to mitigate parasitic two-qubit gate errors.
arXiv Detail & Related papers (2021-11-08T17:37:27Z) - Comparing Two-Qubit and Multi-Qubit Gates within the Toric Code [0.0]
We show that a five-qubit Molmer-Sorensen gate offers an approximately $40%$ improvement over two-qubit gates in terms of the fault tolerance threshold.
This result indicates an advantage of using multi-qubit gates in the context of quantum error correction (QEC)
arXiv Detail & Related papers (2021-11-07T10:54:57Z) - Fault-tolerant parity readout on a shuttling-based trapped-ion quantum
computer [64.47265213752996]
We experimentally demonstrate a fault-tolerant weight-4 parity check measurement scheme.
We achieve a flag-conditioned parity measurement single-shot fidelity of 93.2(2)%.
The scheme is an essential building block in a broad class of stabilizer quantum error correction protocols.
arXiv Detail & Related papers (2021-07-13T20:08:04Z) - Experimental implementation of non-Clifford interleaved randomized
benchmarking with a controlled-S gate [0.1759008116536278]
In some applications access to a non-Clifford two-qubit gate can result in more optimal circuit decompositions.
We demonstrate calibration of a low error non-Clifford Controlled-$fracpi2$ phase (CS) gate on a cloud based IBM Quantum computing.
arXiv Detail & Related papers (2020-07-16T18:00:02Z) - Benchmarking the noise sensitivity of different parametric two-qubit
gates in a single superconducting quantum computing platform [0.0]
A larger hardware-native gate set may decrease the number of required gates, provided that all gates are realized with high fidelity.
We benchmark both controlled-Z (CZ) and exchange-type (iSWAP) gates using a parametrically driven tunable coupler.
We argue that spurious $ZZ$-type couplings are the dominant error source for the iSWAP gate.
arXiv Detail & Related papers (2020-05-12T11:38:41Z) - Characterizing Universal Gate Sets via Dihedral Benchmarking [0.0]
We describe a practical experimental protocol for robustly characterizing the error rates of non-Clifford gates associated with dihedral groups.<n>Our dihedral benchmarking protocol is a generalization of randomized benchmarking that relaxes the usual unitary 2-design condition.
arXiv Detail & Related papers (2015-08-25T21:36:28Z)
This list is automatically generated from the titles and abstracts of the papers in this site.
This site does not guarantee the quality of this site (including all information) and is not responsible for any consequences.