Circuit-Level Noise Estimation via Shuttling in Plaquette Circuits

• URL: http://arxiv.org/abs/2606.04629v1
• Date: Wed, 03 Jun 2026 09:02:32 GMT
• Title: Circuit-Level Noise Estimation via Shuttling in Plaquette Circuits
• Abstract summary: We develop and run surface code plaquette experiments using two syndrome qubit configurations.<n>To validate our approach, we compile plaquettes to ion-trap (IonQ Aria1) native gate set and apply hardware-aware rewrite templates.<n>We estimate circuit-level noise rates from the resulting single-shot plaquette measurement statistics.
• Score: 46.3492821660498
• License: http://arxiv.org/licenses/nonexclusive-distrib/1.0/
• Abstract: We present a method for estimating QEC circuit-level noise levels assuming that only single-shot measurements are available (e.g. measurements are slow and performed in a zoned/parallel fashion), and that lower level quantum hardware calibration is not possible (e.g. cloud access) or not feasible (e.g. large scale computing). We develop and run surface code plaquette experiments using two syndrome qubit configurations: FRESH, involving fresh qubits for each plaquette repetition, and RECYCLE, reusing qubits. To validate our approach, we compile plaquettes to ion-trap (IonQ Aria1) native gate set and apply hardware-aware rewrite templates to reduce circuit depth and execution time. We also run the experiments on a non-shuttling, superconducting processor (IBM Torino). We estimate circuit-level noise rates from the resulting single-shot plaquette measurement statistics, and conclude numerically about the viability of low-depth QEC experiments.

Related papers

• KV-Latent: Dimensional-level KV Cache Reduction with Frequency-aware Rotary Positional Embedding [72.12756830560217]
  Large language models (LLMs) based on Transformer Decoders have become the preferred choice for conversational generative AI.<n>Despite the overall superiority of the Decoder architecture, the gradually increasing Key-Value cache during inference has emerged as a primary efficiency bottleneck.<n>By down-sampling the Key-Value vector dimensions into a latent space, we can significantly reduce the KV Cache footprint and improve inference speed.
  arXiv  Detail & Related papers  (2025-07-15T12:52:12Z)
• Robust ultra-shallow shadows [0.251657752676152]
  We present a robust shadow estimation protocol for wide classes of low-depth measurement circuits.<n>For weakly-correlated local noise, the measurement channel has an efficient matrix-product representation.<n>We show how to estimate this directly from experimental data using tensor-network tools.
  arXiv  Detail & Related papers  (2024-05-09T18:00:09Z)
• QuTracer: Mitigating Quantum Gate and Measurement Errors by Tracing Subsets of Qubits [8.54896613102673]
  Quantum error mitigation plays a crucial role in the current noisy-intermediate-scale-quantum (NISQ) era. We propose QuTracer, a framework designed to mitigate both gate and measurement errors in subsets of qubits.
  arXiv  Detail & Related papers  (2024-04-30T17:06:04Z)
• Fault-tolerant quantum architectures based on erasure qubits [49.227671756557946]
  We exploit the idea of erasure qubits, relying on an efficient conversion of the dominant noise into erasures at known locations. We propose and optimize QEC schemes based on erasure qubits and the recently-introduced Floquet codes. Our results demonstrate that, despite being slightly more complex, QEC schemes based on erasure qubits can significantly outperform standard approaches.
  arXiv  Detail & Related papers  (2023-12-21T17:40:18Z)
• Efficient sampling of noisy shallow circuits via monitored unraveling [0.03922370499388702]
  We introduce a classical algorithm for sampling the output of noisy random circuits on two-dimensional qubit arrays. The algorithm builds on the recently-proposed "space-evolving block decimation" (SEBD) and extends it to the case of noisy circuits.
  arXiv  Detail & Related papers  (2023-06-28T18:00:02Z)
• Scalable noisy quantum circuits for biased-noise qubits [37.69303106863453]
  We consider biased-noise qubits affected only by bit-flip errors, which is motivated by existing systems of stabilized cat qubits. For realistic noise models, phase-flip will not be negligible, but in the Pauli-Twirling approximation, we show that our benchmark could check the correctness of circuits containing up to $106$ gates.
  arXiv  Detail & Related papers  (2023-05-03T11:27:50Z)
• Adaptive quantum error mitigation using pulse-based inverse evolutions [0.0]
  We introduce a QEM method termed Adaptive KIK' that adapts to the noise level of the target device. The implementation of the method is experimentally simple -- it does not involve any tomographic information or machine-learning stage. We demonstrate our findings in the IBM quantum computers and through numerical simulations.
  arXiv  Detail & Related papers  (2023-03-09T02:50:53Z)
• Latent Class-Conditional Noise Model [54.56899309997246]
  We introduce a Latent Class-Conditional Noise model (LCCN) to parameterize the noise transition under a Bayesian framework. We then deduce a dynamic label regression method for LCCN, whose Gibbs sampler allows us efficiently infer the latent true labels. Our approach safeguards the stable update of the noise transition, which avoids previous arbitrarily tuning from a mini-batch of samples.
  arXiv  Detail & Related papers  (2023-02-19T15:24:37Z)
• Accelerating Simulation of Quantum Circuits under Noise via Computational Reuse [9.859256459288517]
  noisy simulation technique called Tree-Based Quantum Circuit Simulation (TQSim)<n>TQSim exploits the reusability of intermediate results during the noisy simulation, reducing computation.<n>Compared to a noisy Qulacs-based baseline simulator, TQSim achieves a speedup of up to 3.89x for noisy simulations.
  arXiv  Detail & Related papers  (2022-03-25T20:06:15Z)
• Pulse-level noisy quantum circuits with QuTiP [53.356579534933765]
  We introduce new tools in qutip-qip, QuTiP's quantum information processing package. These tools simulate quantum circuits at the pulse level, leveraging QuTiP's quantum dynamics solvers and control optimization features. We show how quantum circuits can be compiled on simulated processors, with control pulses acting on a target Hamiltonian.
  arXiv  Detail & Related papers  (2021-05-20T17:06:52Z)
• A deep learning model for noise prediction on near-term quantum devices [137.6408511310322]
  We train a convolutional neural network on experimental data from a quantum device to learn a hardware-specific noise model. A compiler then uses the trained network as a noise predictor and inserts sequences of gates in circuits so as to minimize expected noise.
  arXiv  Detail & Related papers  (2020-05-21T17:47:29Z)

This list is automatically generated from the titles and abstracts of the papers in this site.

This site does not guarantee the quality of this site (including all information) and is not responsible for any consequences.