Comparative Performance Analysis of NIST PQC Standards: From STM32 Software Limitations to FPGA-SoC Acceleration

• URL: http://arxiv.org/abs/2606.15744v1
• Date: Sun, 14 Jun 2026 11:07:58 GMT
• Title: Comparative Performance Analysis of NIST PQC Standards: From STM32 Software Limitations to FPGA-SoC Acceleration
• Abstract summary: The rapid advancement of quantum computing poses a significant threat to classical public-key cryptographic systems.<n>This study investigates the implementation challenges of NISTstandardized signature schemes on resource-constrained embedded hardware.
• Score: 0.0
• License: http://creativecommons.org/licenses/by/4.0/
• Abstract: The rapid advancement of quantum computing poses a significant threat to classical public-key cryptographic systems, necessitating the transition to Post-Quantum Cryptography (PQC). This study investigates the implementation challenges of NISTstandardized signature schemes on resource-constrained embedded hardware. We present a comparative analysis of SPHINCS+ and CRYSTALS-Dilithium on an ARM Cortex-M4 (STM32F407G) microcontroller. Our findings reveal that SPHINCS+ is practically unusable in this software-only environment, with impractical execution times. Furthermore, the reference Dilithium implementation failed to execute entirely on the MCU due to severe RAM and timing constraints. To overcome these hardware limitations, we integrated a hardware-accelerated Dilithium core onto a Xilinx Zynq-7000 ZedBoard SoC. By implementing a specialized Number Theoretic Transform (NTT) accelerator in the FPGA fabric, we achieved successful execution with performance rates for key generation and signature generation at millisecond levels. These results demonstrate that while pure software PQC is non-viable for standard microcontrollers, a hardware-software codesign approach provides the necessary efficiency for quantumresistant embedded systems.

Related papers

• HORCRUX: A Complete PQC RISC-V eXtension Architecture [37.36871652478481]
  This work presents a compact RISC-V extension for Post-Quantum Cryptography (PQC) called HORCRUX.<n>HorCRUX addresses the difficult trade-off between crypto-agility, high performance, and low resource consumption in constrained environments.<n>The extension's modular structure maintains backward compatibility with standard RISC-V cores, offering a scalable solution for deploying PQC on constrained embedded systems.
  arXiv  Detail & Related papers  (2026-07-15T15:21:26Z)
• Accelerating Post-Quantum Cryptography via LLM-Driven Hardware-Software Co-Design [4.129225533930966]
  Post-quantum cryptography (PQC) is crucial for securing data against emerging quantum threats.<n>LLMs can minimize design effort and development time by automating FPGA accelerator design for PQC algorithms.
  arXiv  Detail & Related papers  (2026-02-10T04:56:08Z)
• Verified Implementation of GRAPE Pulse Optimization for Quantum Gates with Hardware-Representative Noise Models [0.0]
  Gate fidelity is the primary bottleneck limiting practical quantum computation.<n>GraPE-optimized pulses achieve a simulated gate error reduction of 77$times$ compared to standard Gaussian pulses.<n>The framework's reliability is ensured through a 864-test verification suite (74% code coverage) and adherence to NASA JPL Power-of-10 safety-critical coding standards.
  arXiv  Detail & Related papers  (2025-11-16T22:07:57Z)
• CLASS: A Controller-Centric Layout Synthesizer for Dynamic Quantum Circuits [58.16162138294308]
  CLASS is a controller-centric layout synthesizer designed to reduce inter-controller communication latency in a distributed control system.<n> Evaluations demonstrate that CLASS effectively reduces communication latency by up to 100% with only a 2.10% average increase in the number of additional operations.
  arXiv  Detail & Related papers  (2025-09-19T08:11:55Z)
• Performance and Storage Analysis of CRYSTALS Kyber as a Post Quantum Replacement for RSA and ECC [45.88028371034407]
  CRYSTALS-Kyber is a post-quantum cryptographic solution standardized by NIST in 2022.<n>This study evaluates Kyber's practical viability through performance testing across various implementation schemes.
  arXiv  Detail & Related papers  (2025-08-03T09:53:45Z)
• Quantum Compiling with Reinforcement Learning on a Superconducting Processor [55.135709564322624]
  We develop a reinforcement learning-based quantum compiler for a superconducting processor. We demonstrate its capability of discovering novel and hardware-amenable circuits with short lengths. Our study exemplifies the codesign of the software with hardware for efficient quantum compilation.
  arXiv  Detail & Related papers  (2024-06-18T01:49:48Z)
• Check-Agnosia based Post-Processor for Message-Passing Decoding of Quantum LDPC Codes [3.4602940992970908]
  We introduce a new post-processing algorithm with a hardware-friendly orientation, providing error correction performance competitive to the state-of-the-art techniques. We show that latency values close to one microsecond can be obtained on the FPGA board, and provide evidence that much lower latency values can be obtained for ASIC implementations.
  arXiv  Detail & Related papers  (2023-10-23T14:51:22Z)
• End-to-end codesign of Hessian-aware quantized neural networks for FPGAs and ASICs [49.358119307844035]
  We develop an end-to-end workflow for the training and implementation of co-designed neural networks (NNs) This makes efficient NN implementations in hardware accessible to nonexperts, in a single open-sourced workflow. We demonstrate the workflow in a particle physics application involving trigger decisions that must operate at the 40 MHz collision rate of the Large Hadron Collider (LHC) We implement an optimized mixed-precision NN for high-momentum particle jets in simulated LHC proton-proton collisions.
  arXiv  Detail & Related papers  (2023-04-13T18:00:01Z)
• VAQF: Fully Automatic Software-hardware Co-design Framework for Low-bit Vision Transformer [121.85581713299918]
  We propose VAQF, a framework that builds inference accelerators on FPGA platforms for quantized Vision Transformers (ViTs) Given the model structure and the desired frame rate, VAQF will automatically output the required quantization precision for activations. This is the first time quantization has been incorporated into ViT acceleration on FPGAs.
  arXiv  Detail & Related papers  (2022-01-17T20:27:52Z)
• QubiC: An open source FPGA-based control and measurement system for superconducting quantum information processors [5.310385728746101]
  We design a modular FPGA based system called QubiC to control and measure a superconducting quantum processing unit. A prototype hardware module is assembled from several commercial off-the-shelf evaluation boards and in-house developed circuit boards. System functionality and performance are demonstrated by performing qubit chip characterization, gate optimization, and randomized benchmarking sequences.
  arXiv  Detail & Related papers  (2020-12-31T21:06:28Z)
• Accelerating complex control schemes on a heterogeneous MPSoC platform for quantum computing [1.1744028458220428]
  Control and readout of superconducting quantum bits (qubits) require microwave pulses with gigahertz frequencies and nanosecond precision. To generate and analyze these microwave pulses, we developed a versatile FPGA-based electronics platform. We present the architecture of the Taskrunner framework as well as timing benchmarks and discuss applications in the field of quantum computing.
  arXiv  Detail & Related papers  (2020-04-16T16:48:28Z)

This list is automatically generated from the titles and abstracts of the papers in this site.

This site does not guarantee the quality of this site (including all information) and is not responsible for any consequences.