Hardware Trojan Threats to Multi-Chiplet Photonic Neural Network Accelerators

• URL: http://arxiv.org/abs/2609.06796v1
• Date: Sun, 06 Sep 2026 19:35:19 GMT
• Title: Hardware Trojan Threats to Multi-Chiplet Photonic Neural Network Accelerators
• Abstract summary: Multi-chiplet photonic neural network accelerators (MCPNAs) combine photonic computation, photonic communica-tion, and heterogeneous chiplet integration to enable scalable and energy-efficient AI acceleration.<n>This paper examines Hardware Trojan (HT) threats to MCPNAs across three dimensions: confidentiality, integrity, and availability.
• Score: 2.7920304852537527
• License: http://creativecommons.org/licenses/by-nc-nd/4.0/
• Abstract: Multi-chiplet photonic neural network accelerators (MCPNAs) combine photonic computation, photonic communica-tion, and heterogeneous chiplet integration to enable scalable and energy-efficient AI acceleration. However, their distributed archi-tecture and reliance on third-party chiplets introduce significant hardware security risks. This paper examines Hardware Trojan (HT) threats to MCPNAs across three dimensions: confidentiality, integrity, and availability.

Related papers

• Magneto-Ionic Hardware Security Primitives: Embedding Data Protection at the Material Level [39.58317527488534]
  Big Data has heightened the demand for robust, energy-efficient security hardware capable of withstanding cyber threats.<n>Here, we present a magneto-ionic strategy for hardware-level security based on fully selective voltage-controlled N3- ion migration within pre-defined, initially paramagnetic FeCoN dots.<n>The resulting architecture combines tamper resistance, low energy consumption, and scalability, marking a significant leap toward next-generation hardware security rooted in emergent magnetic phenomena.
  arXiv  Detail & Related papers  (2025-07-15T15:36:07Z)
• A Novel Feature-Aware Chaotic Image Encryption Scheme For Data Security and Privacy in IoT and Edge Networks [2.0189209920381774]
  Security of image data in the Internet of Things (IoT) and edge networks is crucial.<n>Traditional encryption algorithms such as AES and RSA are computationally expensive for resource-constrained IoT devices.<n>This paper proposes a novel Feature-Aware Chaotic Image Encryption scheme.
  arXiv  Detail & Related papers  (2025-05-01T15:26:48Z)
• ChipletQuake: On-die Digital Impedance Sensing for Chiplet and Interposer Verification [3.766999700958066]
  This paper presents textitChipletQuake, a novel on-chiplet framework for verifying the physical security and integrity of adjacent chiplets during the post-silicon stage.<n>By sensing the impedance of the power delivery network (PDN) of the system, textitChipletQuake detects tamper events without requiring any direct signal interface or additional hardware components.
  arXiv  Detail & Related papers  (2025-04-28T02:10:12Z)
• SafeLight: Enhancing Security in Optical Convolutional Neural Network Accelerators [2.9699290794642366]
  Hardware trojan (HT) attacks can compromise performance and security of optical neural network (ONN) platforms. We show how HTs can compromise microring resonators (MRs) in a state-of-the-art non-coherent ONN accelerator. We propose techniques to enhance ONN accelerator robustness against these attacks and show how the best techniques can effectively recover the accuracy drops.
  arXiv  Detail & Related papers  (2024-11-22T20:32:32Z)
• An AI-Enabled Side Channel Power Analysis Based Hardware Trojan Detection Method for Securing the Integrated Circuits in Cyber-Physical Systems [7.333490062088133]
  One of the stealthiest threats is the insertion of a hardware trojan into an IC. Trojans can severely compromise system safety and security. This paper presents a non-invasive method for hardware trojan detection based on side-channel power analysis.
  arXiv  Detail & Related papers  (2024-11-19T18:39:20Z)
• HAPM -- Hardware Aware Pruning Method for CNN hardware accelerators in resource constrained devices [44.99833362998488]
  The present work proposes a generic hardware architecture ready to be implemented on FPGA devices. The inference speed of the design is evaluated over different resource constrained FPGA devices. We demonstrate that our hardware-aware pruning algorithm achieves a remarkable improvement of a 45 % in inference time compared to a network pruned using the standard algorithm.
  arXiv  Detail & Related papers  (2024-08-26T07:27:12Z)
• TeMPO: Efficient Time-Multiplexed Dynamic Photonic Tensor Core for Edge AI with Compact Slow-Light Electro-Optic Modulator [44.74560543672329]
  We present a time-multiplexed dynamic photonic tensor accelerator, dubbed TeMPO, with cross-layer device/circuit/architecture customization. We achieve a 368.6 TOPS peak performance, 22.3 TOPS/W energy efficiency, and 1.2 TOPS/mm$2$ compute density. This work signifies the power of cross-layer co-design and domain-specific customization, paving the way for future electronic-photonic accelerators.
  arXiv  Detail & Related papers  (2024-02-12T03:40:32Z)
• Quantum Key Distribution With an Integrated Photonic Receiver [41.94295877935867]
  Photonic integrated circuits (PICs) are key in advancing quantum technologies for secure communications. We implement a three-state BB84 protocol with decoy-state method to enhance quantum communications. One of the most notable results is the extraction of a secret key over a record-breaking 45 dB channel attenuation.
  arXiv  Detail & Related papers  (2023-10-25T15:19:19Z)
• Integrated Photonic AI Accelerators under Hardware Security Attacks: Impacts and Countermeasures [1.3791394805787949]
  This paper explores different types of attacks profiting from such breaches in integrated photonic neural network accelerators. We show the impact of these attacks on the system performance and possible solutions to counter such attacks.
  arXiv  Detail & Related papers  (2023-09-05T19:30:43Z)
• ThreatKG: An AI-Powered System for Automated Open-Source Cyber Threat Intelligence Gathering and Management [65.0114141380651]
  ThreatKG is an automated system for OSCTI gathering and management. It efficiently collects a large number of OSCTI reports from multiple sources. It uses specialized AI-based techniques to extract high-quality knowledge about various threat entities.
  arXiv  Detail & Related papers  (2022-12-20T16:13:59Z)
• Hardly Perceptible Trojan Attack against Neural Networks with Bit Flips [51.17948837118876]
  We present hardly perceptible Trojan attack (HPT) HPT crafts hardly perceptible Trojan images by utilizing the additive noise and per pixel flow field. To achieve superior attack performance, we propose to jointly optimize bit flips, additive noise, and flow field.
  arXiv  Detail & Related papers  (2022-07-27T09:56:17Z)
• FPGA-optimized Hardware acceleration for Spiking Neural Networks [69.49429223251178]
  This work presents the development of a hardware accelerator for an SNN, with off-line training, applied to an image recognition task. The design targets a Xilinx Artix-7 FPGA, using in total around the 40% of the available hardware resources. It reduces the classification time by three orders of magnitude, with a small 4.5% impact on the accuracy, if compared to its software, full precision counterpart.
  arXiv  Detail & Related papers  (2022-01-18T13:59:22Z)

This list is automatically generated from the titles and abstracts of the papers in this site.

This site does not guarantee the quality of this site (including all information) and is not responsible for any consequences.