Circuit Routing Using Monte Carlo Tree Search and Deep Neural Networks
- URL: http://arxiv.org/abs/2006.13607v1
- Date: Wed, 24 Jun 2020 10:34:57 GMT
- Title: Circuit Routing Using Monte Carlo Tree Search and Deep Neural Networks
- Authors: Youbiao He, Forrest Sheng Bao
- Abstract summary: We model the circuit routing as a sequential decision-making problem, and solve it by Monte Carlo tree search (MCTS) with deep neural network (DNN) guided rollout.
Experiments on randomly generated single-layer circuits show the potential to route complex circuits.
The proposed approach can solve the problems that benchmark methods such as sequential A* method and Lee's algorithm cannot solve, and can also outperform the vanilla MCTS approach.
- Score: 1.987599364275123
- License: http://arxiv.org/licenses/nonexclusive-distrib/1.0/
- Abstract: Circuit routing is a fundamental problem in designing electronic systems such
as integrated circuits (ICs) and printed circuit boards (PCBs) which form the
hardware of electronics and computers. Like finding paths between pairs of
locations, circuit routing generates traces of wires to connect contacts or
leads of circuit components. It is challenging because finding paths between
dense and massive electronic components involves a very large search space.
Existing solutions are either manually designed with domain knowledge or
tailored to specific design rules, hence, difficult to adapt to new problems or
design needs. Therefore, a general routing approach is highly desired. In this
paper, we model the circuit routing as a sequential decision-making problem,
and solve it by Monte Carlo tree search (MCTS) with deep neural network (DNN)
guided rollout. It could be easily extended to routing cases with more routing
constraints and optimization goals. Experiments on randomly generated
single-layer circuits show the potential to route complex circuits. The
proposed approach can solve the problems that benchmark methods such as
sequential A* method and Lee's algorithm cannot solve, and can also outperform
the vanilla MCTS approach.
Related papers
- Position-aware Automatic Circuit Discovery [59.64762573617173]
We identify a gap in existing circuit discovery methods, treating model components as equally relevant across input positions.
We propose two improvements to incorporate positionality into circuits, even on tasks containing variable-length examples.
Our approach enables fully automated discovery of position-sensitive circuits, yielding better trade-offs between circuit size and faithfulness compared to prior work.
arXiv Detail & Related papers (2025-02-07T00:18:20Z) - Improving and benchmarking NISQ qubit routers [0.0]
We benchmark various routing techniques considering random quantum circuits on one-dimensional and square lattice connectivities.
We introduce circuit fidelity as a comprehensive metric that captures the effects of SWAP and circuit depth overheads.
arXiv Detail & Related papers (2025-02-06T09:31:51Z) - SCoTT: Wireless-Aware Path Planning with Vision Language Models and Strategic Chains-of-Thought [78.53885607559958]
A novel approach using vision language models (VLMs) is proposed for enabling path planning in complex wireless-aware environments.
To this end, insights from a digital twin with real-world wireless ray tracing data are explored.
Results show that SCoTT achieves very close average path gains compared to DP-WA* while at the same time yielding consistently shorter path lengths.
arXiv Detail & Related papers (2024-11-27T10:45:49Z) - CktGNN: Circuit Graph Neural Network for Electronic Design Automation [67.29634073660239]
This paper presents a Circuit Graph Neural Network (CktGNN) that simultaneously automates the circuit topology generation and device sizing.
We introduce Open Circuit Benchmark (OCB), an open-sourced dataset that contains $10$K distinct operational amplifiers.
Our work paves the way toward a learning-based open-sourced design automation for analog circuits.
arXiv Detail & Related papers (2023-08-31T02:20:25Z) - Adaptive Planning Search Algorithm for Analog Circuit Verification [53.97809573610992]
We propose a machine learning (ML) approach, which uses less simulations.
We show that the proposed approach is able to provide OCCs closer to the specifications for all circuits.
arXiv Detail & Related papers (2023-06-23T12:57:46Z) - Ranking Cost: Building An Efficient and Scalable Circuit Routing Planner
with Evolution-Based Optimization [49.207538634692916]
We propose a new algorithm for circuit routing, named Ranking Cost, to form an efficient and trainable router.
In our method, we introduce a new set of variables called cost maps, which can help the A* router to find out proper paths.
Our algorithm is trained in an end-to-end manner and does not use any artificial data or human demonstration.
arXiv Detail & Related papers (2021-10-08T07:22:45Z) - On the realistic worst case analysis of quantum arithmetic circuits [69.43216268165402]
We show that commonly held intuitions when designing quantum circuits can be misleading.
We show that reducing the T-count can increase the total depth.
We illustrate our method on addition and multiplication circuits using ripple-carry.
arXiv Detail & Related papers (2021-01-12T21:36:16Z) - Using Reinforcement Learning to Perform Qubit Routing in Quantum
Compilers [0.0]
We propose a qubit routing procedure that uses a modified version of the deep Q-learning paradigm.
The system is able to outperform the qubit routing procedures from two of the most advanced quantum compilers currently available.
arXiv Detail & Related papers (2020-07-31T10:57:24Z) - Attention Routing: track-assignment detailed routing using
attention-based reinforcement learning [0.23453441553817037]
We propose a new router: attention router, which is the first attempt to solve the track-assignment detailed routing problem using reinforcement learning.
The attention router and its baseline genetic router are applied to solve different commercial advanced technologies analog circuits problem sets.
arXiv Detail & Related papers (2020-04-20T17:50:13Z)
This list is automatically generated from the titles and abstracts of the papers in this site.
This site does not guarantee the quality of this site (including all information) and is not responsible for any consequences.