Hidden Inverses: Coherent Error Cancellation at the Circuit Level

• URL: http://arxiv.org/abs/2104.01119v2
• Date: Fri, 1 Apr 2022 03:09:04 GMT
• Title: Hidden Inverses: Coherent Error Cancellation at the Circuit Level
• Authors: Bichen Zhang, Swarnadeep Majumder, Pak Hong Leung, Stephen Crain, Ye Wang, Chao Fang, Dripto M. Debroy, Jungsang Kim, Kenneth R. Brown
• Abstract summary: Coherent gate errors are a concern in many proposed quantum computing architectures. We benchmark our coherent errors by comparing the actual performance of composite single-qubit gates to the predicted performance. We propose a compilation technique, which we refer to as hidden inverses, that creates circuits robust to these coherent errors.
• Score: 3.3012851255362494
• License: http://arxiv.org/licenses/nonexclusive-distrib/1.0/
• Abstract: Coherent gate errors are a concern in many proposed quantum computing architectures. These errors can be effectively handled through composite pulse sequences for single-qubit gates, however, such techniques are less feasible for entangling operations. In this work, we benchmark our coherent errors by comparing the actual performance of composite single-qubit gates to the predicted performance based on characterization of individual single-qubit rotations. We then propose a compilation technique, which we refer to as hidden inverses, that creates circuits robust to these coherent errors. We present experimental data showing that these circuits suppress both overrotation and phase misalignment errors in our trapped ion system.

Related papers

• Suppressing Correlated Noise in Quantum Computers via Context-Aware Compiling [0.9623525909952625]
  Correlations in noise can occur as a result of spatial and temporal configurations of instructions executing on the quantum processor. We devise compiler strategies to suppress these errors using dynamical decoupling or error compensation into the rest of the circuit. Our experiments show an increase of 18.5% in layer fidelity for a candidate 10-qubit circuit layer compared to context-unaware suppression.
  arXiv  Detail & Related papers  (2024-03-11T16:08:52Z)
• Error budget of parametric resonance entangling gate with a tunable coupler [0.0]
  We analyze the experimental error budget of parametric resonance gates in a tunable coupler architecture. Incoherent errors, mainly arising from qubit relaxation and dephasing due to white noise, limit the fidelity of the two-qubit gates. Leakage to noncomputational states is the second largest contributor to the two-qubit gates infidelity.
  arXiv  Detail & Related papers  (2024-02-06T18:46:27Z)
• Fault-tolerant quantum architectures based on erasure qubits [49.227671756557946]
  We exploit the idea of erasure qubits, relying on an efficient conversion of the dominant noise into erasures at known locations. We propose and optimize QEC schemes based on erasure qubits and the recently-introduced Floquet codes. Our results demonstrate that, despite being slightly more complex, QEC schemes based on erasure qubits can significantly outperform standard approaches.
  arXiv  Detail & Related papers  (2023-12-21T17:40:18Z)
• The Error Reconstruction and Compiled Calibration of Quantum Computing Cycles [0.0]
  Quantum computers are inhibited by physical errors that occur during computation. Error characterization and error suppression techniques are central to the progress of quantum computing.
  arXiv  Detail & Related papers  (2023-03-30T21:23:58Z)
• Segmented Composite Design of Robust Single-Qubit Quantum Gates [0.9487097819140653]
  We introduce an error mitigation scheme for robust single-qubit unitary gates based on composite segmented design. We show that the 3-segmented composite design for the fundamental single-qubits unitary operations reduces the error by an order of magnitude for a realistic distribution of errors.
  arXiv  Detail & Related papers  (2022-12-31T17:00:24Z)
• Benchmarking quantum logic operations relative to thresholds for fault tolerance [0.02171671840172762]
  We use gate set tomography to perform precision characterization of a set of two-qubit logic gates to study RC on a superconducting quantum processor. We show that the average and worst-case error rates are equal for randomly compiled gates, and measure a maximum worst-case error of 0.0197(3) for our gate set.
  arXiv  Detail & Related papers  (2022-07-18T17:41:58Z)
• Measuring NISQ Gate-Based Qubit Stability Using a 1+1 Field Theory and Cycle Benchmarking [50.8020641352841]
  We study coherent errors on a quantum hardware platform using a transverse field Ising model Hamiltonian as a sample user application. We identify inter-day and intra-day qubit calibration drift and the impacts of quantum circuit placement on groups of qubits in different physical locations on the processor. This paper also discusses how these measurements can provide a better understanding of these types of errors and how they may improve efforts to validate the accuracy of quantum computations.
  arXiv  Detail & Related papers  (2022-01-08T23:12:55Z)
• Software mitigation of coherent two-qubit gate errors [55.878249096379804]
  Two-qubit gates are important components of quantum computing. But unwanted interactions between qubits (so-called parasitic gates) can degrade the performance of quantum applications. We present two software methods to mitigate parasitic two-qubit gate errors.
  arXiv  Detail & Related papers  (2021-11-08T17:37:27Z)
• Performance of teleportation-based error correction circuits for bosonic codes with noisy measurements [58.720142291102135]
  We analyze the error-correction capabilities of rotation-symmetric codes using a teleportation-based error-correction circuit. We find that with the currently achievable measurement efficiencies in microwave optics, bosonic rotation codes undergo a substantial decrease in their break-even potential.
  arXiv  Detail & Related papers  (2021-08-02T16:12:13Z)
• Fault-tolerant parity readout on a shuttling-based trapped-ion quantum computer [64.47265213752996]
  We experimentally demonstrate a fault-tolerant weight-4 parity check measurement scheme. We achieve a flag-conditioned parity measurement single-shot fidelity of 93.2(2)%. The scheme is an essential building block in a broad class of stabilizer quantum error correction protocols.
  arXiv  Detail & Related papers  (2021-07-13T20:08:04Z)
• Crosstalk Suppression for Fault-tolerant Quantum Error Correction with Trapped Ions [62.997667081978825]
  We present a study of crosstalk errors in a quantum-computing architecture based on a single string of ions confined by a radio-frequency trap, and manipulated by individually-addressed laser beams. This type of errors affects spectator qubits that, ideally, should remain unaltered during the application of single- and two-qubit quantum gates addressed at a different set of active qubits. We microscopically model crosstalk errors from first principles and present a detailed study showing the importance of using a coherent vs incoherent error modelling and, moreover, discuss strategies to actively suppress this crosstalk at the gate level.
  arXiv  Detail & Related papers  (2020-12-21T14:20:40Z)

This list is automatically generated from the titles and abstracts of the papers in this site.

This site does not guarantee the quality of this site (including all information) and is not responsible for any consequences.