A Memristive Based Design of a Core Digital Circuit for Elliptic Curve Cryptography

• URL: http://arxiv.org/abs/2203.14358v2
• Date: Fri, 04 Apr 2025 15:33:24 GMT
• Title: A Memristive Based Design of a Core Digital Circuit for Elliptic Curve Cryptography
• Authors: Khalid Alammari, Majid Ahmadi, Arash Ahmadi,
• Abstract summary: Memristor devices and CMOS transistors are working together to form a hybrid CMOS-memristor circuit for XAX- Module.<n>The proposed design was implemented using Pt /TaOx/Ta memristor device and simulated in Cadence Virtuoso.
• Score: 0.5266869303483376
• License: http://creativecommons.org/publicdomain/zero/1.0/
• Abstract: The new emerging non-volatile memory (NVM) devices known as memristors could be the promising candidate for future digital architecture, owing to their nanoscale size and its ability to integrate with the exciting CMOS technology. In this paper, a combination of memristor devices and CMOS transistors are working together to form a hybrid CMOS-memristor circuit for XAX- Module, a core element for the finite field multiplier. The proposed design was implemented using Pt /TaOx/Ta memristor device and simulated in Cadence Virtuoso. The simulation results demonstrate the design functionality. The proposed module appears to be efficient in terms of layout area, delay and power consumption since the design utilizes the hybrid CMOS/memristor gates.

Related papers

• TEXEL: A neuromorphic processor with on-chip learning for beyond-CMOS device integration [2.2998185860354057]
  TEXEL is a mixed-signal neuromorphic architecture designed to explore the integration of on-chip learning circuits and novel two- and three-terminal devices. In this paper, we demonstrate the readiness of TEXEL for device integration through comprehensive chip measurements and simulations.
  arXiv  Detail & Related papers  (2024-10-21T10:30:24Z)
• LaMAGIC: Language-Model-based Topology Generation for Analog Integrated Circuits [17.002169206594793]
  We introduce LaMAGIC, a pioneering language model-based topology generation model. LaMAGIC can efficiently generate an optimized circuit design from the custom specification in a single pass. LaMAGIC achieves a success rate of up to 96% under a strict tolerance of 0.01.
  arXiv  Detail & Related papers  (2024-07-19T22:51:41Z)
• Efficient and accurate neural field reconstruction using resistive memory [52.68088466453264]
  Traditional signal reconstruction methods on digital computers face both software and hardware challenges. We propose a systematic approach with software-hardware co-optimizations for signal reconstruction from sparse inputs. This work advances the AI-driven signal restoration technology and paves the way for future efficient and robust medical AI and 3D vision applications.
  arXiv  Detail & Related papers  (2024-04-15T09:33:09Z)
• LLM4EDA: Emerging Progress in Large Language Models for Electronic Design Automation [74.7163199054881]
  Large Language Models (LLMs) have demonstrated their capability in context understanding, logic reasoning and answer generation. We present a systematic study on the application of LLMs in the EDA field. We highlight the future research direction, focusing on applying LLMs in logic synthesis, physical design, multi-modal feature extraction and alignment of circuits.
  arXiv  Detail & Related papers  (2023-12-28T15:09:14Z)
• CMOS-based Single-Cycle In-Memory XOR/XNOR [0.0]
  We propose a CMOS-based hardware topology for single-cycle in-memory XOR/XNOR operations. Our design provides at least 2 times improvement in the latency compared with other existing CMOS-compatible solutions. This all-CMOS design paves the way for practical implementation of CiM XOR/XNOR at scaled technology nodes.
  arXiv  Detail & Related papers  (2023-10-26T21:43:01Z)
• CktGNN: Circuit Graph Neural Network for Electronic Design Automation [67.29634073660239]
  This paper presents a Circuit Graph Neural Network (CktGNN) that simultaneously automates the circuit topology generation and device sizing. We introduce Open Circuit Benchmark (OCB), an open-sourced dataset that contains $10$K distinct operational amplifiers. Our work paves the way toward a learning-based open-sourced design automation for analog circuits.
  arXiv  Detail & Related papers  (2023-08-31T02:20:25Z)
• An Investigation into Neuromorphic ICs using Memristor-CMOS Hybrid Circuits [0.0]
  CMOS-Memristor based neural network accelerators provide a method of speeding up neural networks. Various memristor programming circuits and basic neuromorphic circuits have been simulated. The next phase of our project revolved around designing basic building blocks which can be used to design neural networks.
  arXiv  Detail & Related papers  (2022-08-19T18:04:03Z)
• Efficient Quantum Circuit Design with a Standard Cell Approach, with an Application to Neutral Atom Quantum Computers [45.66259474547513]
  We design quantum circuits by using the standard cell approach borrowed from classical circuit design. We present evidence that, when compared with automatic routing methods, our layout-aware routers are significantly faster and achieve shallower 3D circuits.
  arXiv  Detail & Related papers  (2022-06-10T10:54:46Z)
• A new concept for design of photonic integrated circuits with the ultimate density and low loss [62.997667081978825]
  We propose a new concept for design of PICs with the ultimate downscaling capability, the absence of geometric loss and a high-fidelity throughput. This is achieved by a periodic continuous-time quantum walk of photons through waveguide arrays. We demonstrate the potential of the new concept by reconsidering the design of basic building blocks of the information and sensing systems.
  arXiv  Detail & Related papers  (2021-08-02T14:23:18Z)
• A Generalized Strong-Inversion CMOS Circuitry for Neuromorphic Applications [0.0]
  It has always been a challenge in the neuromorphic field to systematically translate biological models into analog electronic circuitry. In this paper, a generalized circuit design platform is introduced where biological models can be conveniently implemented using CMOS circuitry. The validity of our approach is verified by nominal simulated results with realistic process parameters from the commercially available AMS 0.35 um technology.
  arXiv  Detail & Related papers  (2020-07-28T01:47:39Z)
• One-step regression and classification with crosspoint resistive memory arrays [62.997667081978825]
  High speed, low energy computing machines are in demand to enable real-time artificial intelligence at the edge. One-step learning is supported by simulations of the prediction of the cost of a house in Boston and the training of a 2-layer neural network for MNIST digit recognition. Results are all obtained in one computational step, thanks to the physical, parallel, and analog computing within the crosspoint array.
  arXiv  Detail & Related papers  (2020-05-05T08:00:07Z)
• Hardware-Encoding Grid States in a Non-Reciprocal Superconducting Circuit [62.997667081978825]
  We present a circuit design composed of a non-reciprocal device and Josephson junctions whose ground space is doubly degenerate and the ground states are approximate codewords of the Gottesman-Kitaev-Preskill (GKP) code. We find that the circuit is naturally protected against the common noise channels in superconducting circuits, such as charge and flux noise, implying that it can be used for passive quantum error correction.
  arXiv  Detail & Related papers  (2020-02-18T16:45:09Z)

This list is automatically generated from the titles and abstracts of the papers in this site.

This site does not guarantee the quality of this site (including all information) and is not responsible for any consequences.