From Clean Room to Machine Room: Commissioning of the First-Generation
BrainScaleS Wafer-Scale Neuromorphic System
- URL: http://arxiv.org/abs/2303.12359v1
- Date: Wed, 22 Mar 2023 07:50:51 GMT
- Title: From Clean Room to Machine Room: Commissioning of the First-Generation
BrainScaleS Wafer-Scale Neuromorphic System
- Authors: Hartmut Schmidt, Jos\'e Montes, Andreas Gr\"ubl, Maurice G\"uttler,
Dan Husmann, Joscha Ilmberger, Jakob Kaiser, Christian Mauch, Eric M\"uller,
Lars Sterzenbach, Johannes Schemmel, Sebastian Schmitt
- Abstract summary: BrainScaleS-1 is a neuromorphic system for emulating large-scale networks of spiking neurons.
A fault-tolerant design allows it to achieve wafer-scale integration despite unavoidable analog variability and component failures.
- Score: 0.0
- License: http://creativecommons.org/licenses/by/4.0/
- Abstract: The first-generation of BrainScaleS, also referred to as BrainScaleS-1, is a
neuromorphic system for emulating large-scale networks of spiking neurons.
Following a "physical modeling" principle, its VLSI circuits are designed to
emulate the dynamics of biological examples: analog circuits implement neurons
and synapses with time constants that arise from their electronic components'
intrinsic properties. It operates in continuous time, with dynamics typically
matching an acceleration factor of 10000 compared to the biological regime. A
fault-tolerant design allows it to achieve wafer-scale integration despite
unavoidable analog variability and component failures. In this paper, we
present the commissioning process of a BrainScaleS-1 wafer module, providing a
short description of the system's physical components, illustrating the steps
taken during its assembly and the measures taken to operate it. Furthermore, we
reflect on the system's development process and the lessons learned to conclude
with a demonstration of its functionality by emulating a wafer-scale
synchronous firing chain, the largest spiking network emulation ran with analog
components and individual synapses to date.
Related papers
- A Realistic Simulation Framework for Analog/Digital Neuromorphic Architectures [73.65190161312555]
ARCANA is a spiking neural network simulator designed to account for the properties of mixed-signal neuromorphic circuits.
We show how the results obtained provide a reliable estimate of the behavior of the spiking neural network trained in software.
arXiv Detail & Related papers (2024-09-23T11:16:46Z) - Hardware-Friendly Implementation of Physical Reservoir Computing with CMOS-based Time-domain Analog Spiking Neurons [0.26963330643873434]
This paper introduces a spiking neural network (SNN) for a hardware-friendly physical reservoir computing (RC) on a complementary metal-oxide-semiconductor (CMOS) platform.
We demonstrate RC through short-term memory and exclusive OR tasks, and the spoken digit recognition task with an accuracy of 97.7%.
arXiv Detail & Related papers (2024-09-18T00:23:00Z) - Contrastive Learning in Memristor-based Neuromorphic Systems [55.11642177631929]
Spiking neural networks have become an important family of neuron-based models that sidestep many of the key limitations facing modern-day backpropagation-trained deep networks.
In this work, we design and investigate a proof-of-concept instantiation of contrastive-signal-dependent plasticity (CSDP), a neuromorphic form of forward-forward-based, backpropagation-free learning.
arXiv Detail & Related papers (2024-09-17T04:48:45Z) - Interpretable Spatio-Temporal Embedding for Brain Structural-Effective Network with Ordinary Differential Equation [56.34634121544929]
In this study, we first construct the brain-effective network via the dynamic causal model.
We then introduce an interpretable graph learning framework termed Spatio-Temporal Embedding ODE (STE-ODE)
This framework incorporates specifically designed directed node embedding layers, aiming at capturing the dynamic interplay between structural and effective networks.
arXiv Detail & Related papers (2024-05-21T20:37:07Z) - The Expressive Leaky Memory Neuron: an Efficient and Expressive Phenomenological Neuron Model Can Solve Long-Horizon Tasks [64.08042492426992]
We introduce the Expressive Memory (ELM) neuron model, a biologically inspired model of a cortical neuron.
Our ELM neuron can accurately match the aforementioned input-output relationship with under ten thousand trainable parameters.
We evaluate it on various tasks with demanding temporal structures, including the Long Range Arena (LRA) datasets.
arXiv Detail & Related papers (2023-06-14T13:34:13Z) - Phenomenological Model of Superconducting Optoelectronic Loop Neurons [0.0]
Superconducting optoelectronic loop neurons are a class of circuits potentially conducive to networks for large-scale artificial cognition.
To date, all simulations of loop neurons have used first-principles circuit analysis to model the behavior of synapses, dendrites, and neurons.
Here we introduce a modeling framework that captures the behavior of the relevant synaptic, dendritic, and neuronal circuits.
arXiv Detail & Related papers (2022-10-18T16:38:35Z) - Mapping and Validating a Point Neuron Model on Intel's Neuromorphic
Hardware Loihi [77.34726150561087]
We investigate the potential of Intel's fifth generation neuromorphic chip - Loihi'
Loihi is based on the novel idea of Spiking Neural Networks (SNNs) emulating the neurons in the brain.
We find that Loihi replicates classical simulations very efficiently and scales notably well in terms of both time and energy performance as the networks get larger.
arXiv Detail & Related papers (2021-09-22T16:52:51Z) - Spatiotemporal Spike-Pattern Selectivity in Single Mixed-Signal Neurons
with Balanced Synapses [0.27998963147546135]
Mixed-signal neuromorphic processors could be used for inference and learning.
We show how inhomogeneous synaptic circuits could be utilized for resource-efficient implementation of network layers.
arXiv Detail & Related papers (2021-06-10T12:04:03Z) - Continuous Learning and Adaptation with Membrane Potential and
Activation Threshold Homeostasis [91.3755431537592]
This paper presents the Membrane Potential and Activation Threshold Homeostasis (MPATH) neuron model.
The model allows neurons to maintain a form of dynamic equilibrium by automatically regulating their activity when presented with input.
Experiments demonstrate the model's ability to adapt to and continually learn from its input.
arXiv Detail & Related papers (2021-04-22T04:01:32Z) - Accelerated Analog Neuromorphic Computing [0.0]
This paper presents the concepts behind the BrainScales (BSS) accelerated analog neuromorphic computing architecture.
It describes the second-generation BrainScales-2 (BSS-2) version and its most recent in-silico realization, the HICANN-X Application Specific Integrated Circuit (ASIC)
The presented architecture is based upon a continuous-time, analog, physical model implementation of neurons and synapses.
arXiv Detail & Related papers (2020-03-26T16:00:55Z) - Structural plasticity on an accelerated analog neuromorphic hardware
system [0.46180371154032884]
We present a strategy to achieve structural plasticity by constantly rewiring the pre- and gpostsynaptic partners.
We implemented this algorithm on the analog neuromorphic system BrainScaleS-2.
We evaluated our implementation in a simple supervised learning scenario, showing its ability to optimize the network topology.
arXiv Detail & Related papers (2019-12-27T10:15:58Z)
This list is automatically generated from the titles and abstracts of the papers in this site.
This site does not guarantee the quality of this site (including all information) and is not responsible for any consequences.