Towards a Cryogenic CMOS-Memristor Neural Decoder for Quantum Error Correction

• URL: http://arxiv.org/abs/2501.14525v1
• Date: Fri, 24 Jan 2025 14:28:14 GMT
• Title: Towards a Cryogenic CMOS-Memristor Neural Decoder for Quantum Error Correction
• Authors: Pierre-Antoine Mouny, Maher Benhouria, Victor Yon, Patrick Dufour, Linxiang Huang, Yann Beilliard, Sophie Rochette, Dominique Drouin, Pooya Ronagh,
• Abstract summary: The ASIC architecture employs in-memory computing with memristor crossbars for efficient vector-matrix multiplications. Cryogenic characterization of the ASIC is conducted, demonstrating its performance at both room temperature and cryogenic temperatures down to 1.2K.
• Score: 0.0
• License:
• Abstract: This paper presents a novel approach utilizing a scalable neural decoder application-specific integrated circuit (ASIC) based on metal oxide memristors in a 180nm CMOS technology. The ASIC architecture employs in-memory computing with memristor crossbars for efficient vector-matrix multiplications (VMM). The ASIC decoder architecture includes an input layer implemented with a VMM and an analog sigmoid activation function, a recurrent layer with analog memory, and an output layer with a VMM and a threshold activation function. Cryogenic characterization of the ASIC is conducted, demonstrating its performance at both room temperature and cryogenic temperatures down to 1.2K. Results indicate stable activation function shapes and pulse responses at cryogenic temperatures. Moreover, power consumption measurements reveal consistent behavior at room and cryogenic temperatures. Overall, this study lays the foundation for developing efficient and scalable neural decoders for quantum error correction in cryogenic environments.

Related papers

• Cryogenic Control and Readout Integrated Circuits for Solid-State Quantum Computing [44.99833362998488]
  cryogenic integrated circuits (ICs) have emerged as potential alternatives to room-temperature electronics. operating at cryogenic temperatures can suppress electronic noise and improve qubit control fidelity. For CMOS ICs specifically, circuit design uncertainties arise due to a lack of reliable models for cryogenic field effect transistors.
  arXiv  Detail & Related papers  (2024-10-21T11:15:45Z)
• An Integrated Deep-Cryogenic Temperature Sensor in CMOS Technology for Quantum Computing Applications [0.7852714805965528]
  We present a sub-1 K temperature sensor in CMOS technology based on the temperature dependence of the critical current of a superconducting (SC) thin-film. The circuit dissipates 1.5 uW and is demonstrated operating at ambient temperatures as low as 15 mK, providing a variable temperature resolution reaching sub-10 mK.
  arXiv  Detail & Related papers  (2024-09-10T19:43:26Z)
• Resistive Memory-based Neural Differential Equation Solver for Score-based Diffusion Model [55.116403765330084]
  Current AIGC methods, such as score-based diffusion, are still deficient in terms of rapidity and efficiency. We propose a time-continuous and analog in-memory neural differential equation solver for score-based diffusion. We experimentally validate our solution with 180 nm resistive memory in-memory computing macros.
  arXiv  Detail & Related papers  (2024-04-08T16:34:35Z)
• Mem-elements based Neuromorphic Hardware for Neural Network Application [0.0]
  The thesis investigates the utilization of memristive and memcapacitive crossbar arrays in low-power machine learning accelerators, offering a comprehensive co-design framework for deep neural networks (DNN) The model, implemented through a hybrid Python and PyTorch approach, accounts for various non-idealities, achieving exceptional training accuracies of 90.02% and 91.03% for the CIFAR-10 dataset with memristive and memcapacitive crossbar arrays on an 8-layer VGG network.
  arXiv  Detail & Related papers  (2024-03-05T14:28:40Z)
• EKGNet: A 10.96{\mu}W Fully Analog Neural Network for Intra-Patient Arrhythmia Classification [79.7946379395238]
  We present an integrated approach by combining analog computing and deep learning for electrocardiogram (ECG) arrhythmia classification. We propose EKGNet, a hardware-efficient and fully analog arrhythmia classification architecture that archives high accuracy with low power consumption.
  arXiv  Detail & Related papers  (2023-10-24T02:37:49Z)
• Deep Neuromorphic Networks with Superconducting Single Flux Quanta [45.60688252288563]
  Neuromorphic circuits are a promising approach to computing where techniques used by the brain to achieve high efficiency are exploited. Many existing neuromorphic circuits rely on unconventional and useful properties of novel technologies to better mimic the operation of the brain. One such technology is single flux quantum (SFQ) logic -- a cryogenic superconductive technology in which the data are represented by quanta of magnetic flux (fluxons) The movement of a fluxon within a circuit produces a quantized voltage pulse (SFQ pulse), resembling a neuronal spiking event.
  arXiv  Detail & Related papers  (2023-09-21T10:44:02Z)
• Conditional Generative Models for Simulation of EMG During Naturalistic Movements [45.698312905115955]
  We present a conditional generative neural network trained adversarially to generate motor unit activation potential waveforms. We demonstrate the ability of such a model to predictively interpolate between a much smaller number of numerical model's outputs with a high accuracy.
  arXiv  Detail & Related papers  (2022-11-03T14:49:02Z)
• Cryogenic characterization and modeling of a CMOS floating-gate device for quantum control hardware [0.0]
  We perform the characterization and modeling of a floating-gate device realized with a commercial 350-nm CMOS technology at cryogenic temperature. The device stores onto a floating-gate node a non-volatile charge, which can be bidirectionally modified by Fowler-Nordheim tunneling and impact-ionized hotelectron injection.
  arXiv  Detail & Related papers  (2021-10-05T19:31:42Z)
• A reconfigurable neural network ASIC for detector front-end data compression at the HL-LHC [0.40690419770123604]
  A neural network autoencoder model can be implemented in a radiation tolerant ASIC to perform lossy data compression. This is the first radiation tolerant on-detector ASIC implementation of a neural network that has been designed for particle physics applications.
  arXiv  Detail & Related papers  (2021-05-04T18:06:23Z)
• Non-Autoregressive Transformer ASR with CTC-Enhanced Decoder Input [54.82369261350497]
  We propose a CTC-enhanced NAR transformer, which generates target sequence by refining predictions of the CTC module. Experimental results show that our method outperforms all previous NAR counterparts and achieves 50x faster decoding speed than a strong AR baseline with only 0.0 0.3 absolute CER degradation on Aishell-1 and Aishell-2 datasets.
  arXiv  Detail & Related papers  (2020-10-28T15:00:09Z)

This list is automatically generated from the titles and abstracts of the papers in this site.

This site does not guarantee the quality of this site (including all information) and is not responsible for any consequences.