Compact Yet Highly Accurate Printed Classifiers Using Sequential Support Vector Machine Circuits

• URL: http://arxiv.org/abs/2502.01498v1
• Date: Mon, 03 Feb 2025 16:30:27 GMT
• Title: Compact Yet Highly Accurate Printed Classifiers Using Sequential Support Vector Machine Circuits
• Authors: Ilias Sertaridis, Spyridon Besias, Florentia Afentaki, Konstantinos Balaskas, Georgios Zervakis,
• Abstract summary: We introduce the first sequential Support Vector Machine (SVM) classifiers. Our SVMs yield on average 6x lower area and 4.6% higher accuracy compared to the printed state of the art.
• Score: 0.6670927729669428
• License:
• Abstract: Printed Electronics (PE) technology has emerged as a promising alternative to silicon-based computing. It offers attractive properties such as on-demand ultra-low-cost fabrication, mechanical flexibility, and conformality. However, PE are governed by large feature sizes, prohibiting the realization of complex printed Machine Learning (ML) classifiers. Leveraging PE's ultra-low non-recurring engineering and fabrication costs, designers can fully customize hardware to a specific ML model and dataset, significantly reducing circuit complexity. Despite significant advancements, state-of-the-art solutions achieve area efficiency at the expense of considerable accuracy loss. Our work mitigates this by designing area- and power-efficient printed ML classifiers with little to no accuracy degradation. Specifically, we introduce the first sequential Support Vector Machine (SVM) classifiers, exploiting the hardware efficiency of bespoke control and storage units and a single Multiply-Accumulate compute engine. Our SVMs yield on average 6x lower area and 4.6% higher accuracy compared to the printed state of the art.

Related papers

• Accelerating Error Correction Code Transformers [56.75773430667148]
  We introduce a novel acceleration method for transformer-based decoders. We achieve a 90% compression ratio and reduce arithmetic operation energy consumption by at least 224 times on modern hardware.
  arXiv  Detail & Related papers  (2024-10-08T11:07:55Z)
• LLMC: Benchmarking Large Language Model Quantization with a Versatile Compression Toolkit [55.73370804397226]
  Quantization, a key compression technique, can effectively mitigate these demands by compressing and accelerating large language models. We present LLMC, a plug-and-play compression toolkit, to fairly and systematically explore the impact of quantization. Powered by this versatile toolkit, our benchmark covers three key aspects: calibration data, algorithms (three strategies), and data formats.
  arXiv  Detail & Related papers  (2024-05-09T11:49:05Z)
• Embedding Hardware Approximations in Discrete Genetic-based Training for Printed MLPs [1.4694098707981968]
  Printed Electronics (PE) enables stretchable, conformal,and non-toxic hardware. PE are constrained by larger feature sizes, making it challenging to implement complex circuits such as machine learning (ML)aware circuits. In this paper, we maximize the benefits of approximate computing by integrating hardware approximation into the training process.
  arXiv  Detail & Related papers  (2024-02-05T11:52:23Z)
• Random resistive memory-based deep extreme point learning machine for unified visual processing [67.51600474104171]
  We propose a novel hardware-software co-design, random resistive memory-based deep extreme point learning machine (DEPLM) Our co-design system achieves huge energy efficiency improvements and training cost reduction when compared to conventional systems.
  arXiv  Detail & Related papers  (2023-12-14T09:46:16Z)
• On-Chip Hardware-Aware Quantization for Mixed Precision Neural Networks [52.97107229149988]
  We propose an On-Chip Hardware-Aware Quantization framework, performing hardware-aware mixed-precision quantization on deployed edge devices. For efficiency metrics, we built an On-Chip Quantization Aware pipeline, which allows the quantization process to perceive the actual hardware efficiency of the quantization operator. For accuracy metrics, we propose Mask-Guided Quantization Estimation technology to effectively estimate the accuracy impact of operators in the on-chip scenario.
  arXiv  Detail & Related papers  (2023-09-05T04:39:34Z)
• Model-to-Circuit Cross-Approximation For Printed Machine Learning Classifiers [4.865819809855699]
  Printed electronics (PE) promises on-demand fabrication, low non-recurring engineering costs, and sub-cent fabrication costs. Large feature sizes in PE prohibit the realization of complex ML models in PE, even with bespoke architectures. We present an automated, cross-layer approximation framework tailored to bespoke architectures that enable complex ML models in PE.
  arXiv  Detail & Related papers  (2023-03-14T22:11:34Z)
• Co-Design of Approximate Multilayer Perceptron for Ultra-Resource Constrained Printed Circuits [4.865819809855699]
  Large feature sizes in Printed Electronics (PE) prohibit the realization of complex printed machine learning circuits. We present, for the first time, an automated printed-aware software/hardware co-design framework that exploits approximate computing principles to enable ultra-resource constrained printed multilayer perceptrons (MLPs) Our evaluation demonstrates that, compared to the state-of-the-art baseline, our circuits feature on average 6x (5.7x) lower area (power) and less than 1% accuracy loss.
  arXiv  Detail & Related papers  (2023-02-28T13:55:19Z)
• HEAT: Hardware-Efficient Automatic Tensor Decomposition for Transformer Compression [69.36555801766762]
  We propose a hardware-aware tensor decomposition framework, dubbed HEAT, that enables efficient exploration of the exponential space of possible decompositions. We experimentally show that our hardware-aware factorized BERT variants reduce the energy-delay product by 5.7x with less than 1.1% accuracy loss.
  arXiv  Detail & Related papers  (2022-11-30T05:31:45Z)
• Approximate Decision Trees For Machine Learning Classification on Tiny Printed Circuits [0.7349727826230862]
  Printed Electronics (PE) cannot compete with silicon-based systems in conventional evaluation metrics. PE offers attractive properties such as on-demand ultra-low-cost fabrication, flexibility and non-toxicity. Despite the attractive characteristics of PE, the large feature sizes in PE prohibit the realization of complex printed circuits.
  arXiv  Detail & Related papers  (2022-03-15T15:47:59Z)
• Cross-Layer Approximation For Printed Machine Learning Circuits [4.865819809855699]
  We propose and implement a cross-layer approximation, tailored for bespoke machine learning (ML) architectures in printed electronics (PE) Our results demonstrate that our cross approximation delivers optimal designs that, compared to the state-of-the-art exact designs, feature 47% and 44% average area and power reduction, respectively, and less than 1% accuracy loss.
  arXiv  Detail & Related papers  (2022-03-11T13:41:15Z)
• Efficient pre-training objectives for Transformers [84.64393460397471]
  We study several efficient pre-training objectives for Transformers-based models. We prove that eliminating the MASK token and considering the whole output during the loss are essential choices to improve performance.
  arXiv  Detail & Related papers  (2021-04-20T00:09:37Z)

This list is automatically generated from the titles and abstracts of the papers in this site.

This site does not guarantee the quality of this site (including all information) and is not responsible for any consequences.