SoK: Trusted Execution in SoC-FPGAs

• URL: http://arxiv.org/abs/2503.16612v1
• Date: Thu, 20 Mar 2025 18:07:44 GMT
• Title: SoK: Trusted Execution in SoC-FPGAs
• Authors: Garrett Perkins, Benjamin Macht, Lucas Ritzdorf, Tristan Running Crane, Brock LaMeres, Clemente Izurieta, Ann Marie Reinhold,
• Abstract summary: Trusted Execution Environments (TEEs) have emerged at the forefront of edge computing to combat the lack of trust between system components.<n>FPGAs are commonly used as edge computers but were not created with security as a primary consideration.<n>We analyze the existing literature to systematize the applications and features of FPGA-based TEEs.
• Score: 0.8279005038289369
• License: http://arxiv.org/licenses/nonexclusive-distrib/1.0/
• Abstract: Trusted Execution Environments (TEEs) have emerged at the forefront of edge computing to combat the lack of trust between system components. Field Programmable Gate Arrays (FPGAs) are commonly used as edge computers but were not created with security as a primary consideration. Thus, FPGA-based edge computers are increasingly the target of cyberattacks. We analyze the existing literature to systematize the applications and features of FPGA-based TEEs. We identified 27 primary studies related to different types of System-on-Chip FPGA-based TEEs. Across a wide range of applications and features, the availability of extensible solutions is limited. Most solutions focus on specific features and applications, whereas few solutions focus on feature-rich, comprehensive TEEs that can be utilized across computer systems. Whether TEEs are specific or extensible, the paucity of published studies provides evidence of research gaps. This SoK delineates these gaps revealing opportunities for researchers and developers.

Related papers

• G-OSR: A Comprehensive Benchmark for Graph Open-Set Recognition [54.45837774534411]
  We introduce textbfG-OSR, a benchmark for evaluating Graph Open-Set Recognition (GOSR) methods at both the node and graph levels.<n>Results offer critical insights into the generalizability and limitations of current GOSR methods.
  arXiv  Detail & Related papers  (2025-03-01T13:02:47Z)
• T-Edge: Trusted Heterogeneous Edge Computing [11.859343440194944]
  This paper proposes a practical trusted execution environment design for ARM/FPGA System-on-Chip platforms.<n>The design features a dedicated security controller within the ARM TrustZone, overseeing FPGA reconfiguration and managing communication between CPU cores and FPGA fabrics.<n>We employ an automated protocol verifier, ProVerif, to validate its compliance with essential security requirements.
  arXiv  Detail & Related papers  (2024-12-18T14:45:07Z)
• HAPM -- Hardware Aware Pruning Method for CNN hardware accelerators in resource constrained devices [44.99833362998488]
  The present work proposes a generic hardware architecture ready to be implemented on FPGA devices. The inference speed of the design is evaluated over different resource constrained FPGA devices. We demonstrate that our hardware-aware pruning algorithm achieves a remarkable improvement of a 45 % in inference time compared to a network pruned using the standard algorithm.
  arXiv  Detail & Related papers  (2024-08-26T07:27:12Z)
• Latency optimized Deep Neural Networks (DNNs): An Artificial Intelligence approach at the Edge using Multiprocessor System on Chip (MPSoC) [1.949471382288103]
  Edge computing (AI at Edge) in mobile devices is one of the optimized approaches for addressing this requirement. In this work, the possibilities and challenges of implementing a low-latency and power-optimized smart mobile system are examined. Various performance aspects and implementation feasibilities of Neural Networks (NNs) on both embedded FPGA edge devices are discussed.
  arXiv  Detail & Related papers  (2024-07-16T11:51:41Z)
• Enhancing Dropout-based Bayesian Neural Networks with Multi-Exit on FPGA [20.629635991749808]
  This paper proposes an algorithm and hardware co-design framework that can generate field-programmable gate array (FPGA)-based accelerators for efficient BayesNNs. At the algorithm level, we propose novel multi-exit dropout-based BayesNNs with reduced computational and memory overheads. At the hardware level, this paper introduces a transformation framework that can generate FPGA-based accelerators for the proposed efficient BayesNNs.
  arXiv  Detail & Related papers  (2024-06-20T17:08:42Z)
• Reconfigurable Edge Hardware for Intelligent IDS: Systematic Approach [0.0]
  Intrusion detection systems (IDS) are crucial security measures nowadays to enforce network security. In this paper, we analyze the concept of intelligent IDS (I-IDS) while addressing the specific requirements of Edge devices. We introduce a systematic approach to constructing the I-IDS on reconfigurable Edge hardware.
  arXiv  Detail & Related papers  (2024-04-13T17:24:18Z)
• Quantifying Software Correctness by Combining Architecture Modeling and Formal Program Analysis [41.375461087536294]
  QuAC is a modular approach for quantifying the correctness of service-oriented software systems. We present an implementation of QuAC for Java using the modeling tool Palladio and the deductive verification tool KeY.
  arXiv  Detail & Related papers  (2024-01-25T17:18:33Z)
• Industry applications of neutral-atom quantum computing solving independent set problems [39.58317527488534]
  We show how to encode independent set problems in Rydberg Hamiltonians. We outline the major classes of independent set problems and include associated example applications with industry and social relevance. We determine a wide range of sectors that could benefit from efficient solutions of independent set problems.
  arXiv  Detail & Related papers  (2022-05-17T17:13:20Z)
• Building Your Own Trusted Execution Environments Using FPGA [16.206300249987354]
  BYOTee (Build Your Own Trusted Execution Environments) is an easy-to-use infrastructure for building multiple equally secure enclaves. BYOTee creates enclaves with customized hardware TCBs, which include softcore CPUs, block RAMs, and peripheral connections, in FPGA on demand.
  arXiv  Detail & Related papers  (2022-03-08T17:22:52Z)
• Towards AIOps in Edge Computing Environments [60.27785717687999]
  This paper describes the system design of an AIOps platform which is applicable in heterogeneous, distributed environments. It is feasible to collect metrics with a high frequency and simultaneously run specific anomaly detection algorithms directly on edge devices.
  arXiv  Detail & Related papers  (2021-02-12T09:33:00Z)
• Combinatorial Pure Exploration with Full-bandit Feedback and Beyond: Solving Combinatorial Optimization under Uncertainty with Limited Observation [70.41056265629815]
  When developing an algorithm for optimization, it is commonly assumed that parameters such as edge weights are exactly known as inputs. In this article, we review recently proposed techniques for pure exploration problems with limited feedback.
  arXiv  Detail & Related papers  (2020-12-31T12:40:52Z)

This list is automatically generated from the titles and abstracts of the papers in this site.

This site does not guarantee the quality of this site (including all information) and is not responsible for any consequences.