Fault-tolerant Fusion-based Quantum Computing with the Four-legged Cat Code
- URL: http://arxiv.org/abs/2508.03796v2
- Date: Thu, 07 Aug 2025 00:25:48 GMT
- Title: Fault-tolerant Fusion-based Quantum Computing with the Four-legged Cat Code
- Authors: Harshvardhan K. Babla, James D. Teoh, Jahan Claes, Daniel K. Weiss, Shraddha Singh, Robert J. Schoelkopf, Shruti Puri,
- Abstract summary: The four-legged cat code is a quantum error-correcting code designed to address the predominant error in bosonic modes: single-photon loss.<n>We propose a planar fault-tolerant architecture for this code by concatenating it with the XZZX code via fusion-based error-correction.
- Score: 0.0
- License: http://arxiv.org/licenses/nonexclusive-distrib/1.0/
- Abstract: The four-legged cat code is a quantum error-correcting code designed to address the predominant error in bosonic modes: single-photon loss. It was the first such code to surpass the break-even point, thereby demonstrating the practical utility of quantum error correction. In this work, we propose a planar fault-tolerant architecture for this code by concatenating it with the XZZX code via fusion-based error-correction. To the best of our knowledge, this is the first 2D nearest-neighbor architecture for fault-tolerant fusion-based error-correction. We demonstrate how all the required operations, namely resource state preparation and Bell measurements, can be carried out using standard circuit-QED techniques, such as intercavity beam-splitter coupling, cavity displacements, cavity-transmon dispersive coupling, and transmon drives. We show analytically and numerically that all dominant hardware errors in the bosonic modes and control ancillae are corrected, to first-order, at the hardware level. Consequently, the outer XZZX code only needs to address smaller residual errors, which are quadratically suppressed, effectively doubling the architecture's fault-distance. Moreover, the performance of our architecture is not limited by unwanted nonlinearities such as cavity self-Kerr, and it avoids demanding coupling techniques like $\chi$-matching or high-order coupling. Overall, our architecture substantially reduces the hardware complexity needed to achieve fault tolerance with the four-legged cat code.
Related papers
- Demonstrating dynamic surface codes [118.67046728951689]
We experimentally demonstrate three time-dynamic implementations of the surface code.<n>First, we embed the surface code on a hexagonal lattice, reducing the necessary couplings per qubit from four to three.<n>Second, we walk a surface code, swapping the role of data and measure qubits each round, achieving error correction with built-in removal of accumulated non-computational errors.<n>Third, we realize the surface code using iSWAP gates instead of the traditional CNOT, extending the set of viable gates for error correction without additional overhead.
arXiv Detail & Related papers (2024-12-18T21:56:50Z) - Architectures for Heterogeneous Quantum Error Correction Codes [13.488578754808676]
Heterogeneous architectures provide a clear path to universal logical computation.
We propose integrating the surface code and gross code using an ancilla bus for inter-code data movement.
We demonstrate physical qubit reductions of up to 6.42x when executing an algorithm to a specific logical error rate.
arXiv Detail & Related papers (2024-11-05T15:49:02Z) - Hybrid cat-transmon architecture for scalable, hardware-efficient quantum error correction [32.49461339690516]
We study the long-term prospects of a hybrid cat-transmon quantum computing architecture.
Dissipative cat qubits play the role of data qubits, and error syndromes are measured using ancillary transmon qubits.
arXiv Detail & Related papers (2024-10-30T18:10:14Z) - Accelerating Error Correction Code Transformers [56.75773430667148]
We introduce a novel acceleration method for transformer-based decoders.
We achieve a 90% compression ratio and reduce arithmetic operation energy consumption by at least 224 times on modern hardware.
arXiv Detail & Related papers (2024-10-08T11:07:55Z) - Fault-tolerant quantum computing with the parity code and noise-biased qubits [0.0]
We present a fault-tolerant universal quantum computing architecture based on a code concatenation of noise-biased qubits and the parity architecture.
The parity architecture can be understood as a LDPC code tailored specifically to obtain any desired logical connectivity from nearest neighbor physical interactions.
arXiv Detail & Related papers (2024-04-17T12:49:31Z) - Fast Flux-Activated Leakage Reduction for Superconducting Quantum
Circuits [84.60542868688235]
leakage out of the computational subspace arising from the multi-level structure of qubit implementations.
We present a resource-efficient universal leakage reduction unit for superconducting qubits using parametric flux modulation.
We demonstrate that using the leakage reduction unit in repeated weight-two stabilizer measurements reduces the total number of detected errors in a scalable fashion.
arXiv Detail & Related papers (2023-09-13T16:21:32Z) - The END: An Equivariant Neural Decoder for Quantum Error Correction [73.4384623973809]
We introduce a data efficient neural decoder that exploits the symmetries of the problem.
We propose a novel equivariant architecture that achieves state of the art accuracy compared to previous neural decoders.
arXiv Detail & Related papers (2023-04-14T19:46:39Z) - Measurement-free fault-tolerant logical zero-state encoding of the
distance-three nine-qubit surface code in a one-dimensional qubit array [0.0]
We propose an efficient encoding method for the distance-three, nine-qubit surface code and show its fault tolerance.
We experimentally demonstrate the logical zero-state encoding of the surface code using a superconducting quantum computer on the cloud.
We numerically show that fault-tolerant encoding of this large code can be achieved by appropriate error detection.
arXiv Detail & Related papers (2023-03-30T08:13:56Z) - Deep Quantum Error Correction [73.54643419792453]
Quantum error correction codes (QECC) are a key component for realizing the potential of quantum computing.
In this work, we efficiently train novel emphend-to-end deep quantum error decoders.
The proposed method demonstrates the power of neural decoders for QECC by achieving state-of-the-art accuracy.
arXiv Detail & Related papers (2023-01-27T08:16:26Z) - Quantum computation on a 19-qubit wide 2d nearest neighbour qubit array [59.24209911146749]
This paper explores the relationship between the width of a qubit lattice constrained in one dimension and physical thresholds.
We engineer an error bias at the lowest level of encoding using the surface code.
We then address this bias at a higher level of encoding using a lattice-surgery surface code bus.
arXiv Detail & Related papers (2022-12-03T06:16:07Z) - Low-overhead pieceable fault-tolerant construction of logical
controlled-phase circuit for degenerate quantum code [11.106110829349221]
We search for a non-transversal but fault-tolerant construction of a logical controlled-phase gate for quantum code.
We find a 3-piece fault-tolerant logical CZ circuit on this code.
arXiv Detail & Related papers (2021-05-15T04:06:12Z) - Building a fault-tolerant quantum computer using concatenated cat codes [44.03171880260564]
We present a proposed fault-tolerant quantum computer based on cat codes with outer quantum error-correcting codes.
We numerically simulate quantum error correction when the outer code is either a repetition code or a thin rectangular surface code.
We find that with around 1,000 superconducting circuit components, one could construct a fault-tolerant quantum computer.
arXiv Detail & Related papers (2020-12-07T23:22:40Z)
This list is automatically generated from the titles and abstracts of the papers in this site.
This site does not guarantee the quality of this site (including all information) and is not responsible for any consequences.