Structural Mutation Based Differential Testing for FPGA Logic Synthesis Compilers

• URL: http://arxiv.org/abs/2508.17713v2
• Date: Tue, 23 Sep 2025 09:39:52 GMT
• Title: Structural Mutation Based Differential Testing for FPGA Logic Synthesis Compilers
• Authors: Zhihao Xu, Shikai Guo, Guilin Zhao, Siwen Wang, Qian Ma, Hui Li, Furui Zhan,
• Abstract summary: We propose a guided mutation strategy based on Bayesian optimization called LSC-Fuzz to detect bugs in FPGA logic synthesis compilers.<n>Through three months, LSC-Fuzz has found 16 bugs, 12 of these has been confirmed by official technical support.
• Score: 8.895692098710716
• License: http://arxiv.org/licenses/nonexclusive-distrib/1.0/
• Abstract: Field Programmable Gate Arrays (FPGAs) play a crucial role in Electronic Design Automation (EDA) applications, which have been widely used in safety-critical environments, including aerospace, chip manufacturing, and medical devices. A critical step in FPGA development is logic synthesis, which enables developers to translate their software designs into hardware net lists, which facilitates the physical implementation of the chip, detailed timing and power analysis, gate-level simulation, test vector generation, and optimization and consistency checking. However, bugs or incorrect implementations in FPGA logic synthesis compilers may lead to unexpected behaviors in target wapplications, posing security risks. Therefore, it is crucial to eliminate such bugs in FPGA logic synthesis compilers. The effectiveness of existing works is still limited by its simple, blind mutation strategy. To address this challenge, we propose a guided mutation strategy based on Bayesian optimization called LSC-Fuzz to detect bugs in FPGA logic synthesis compilers. Specifically, LSC-Fuzz consists of three components: the test-program generation component, the Bayesian diversity selection component, and the equivalent check component. By performing test-program generation and Bayesian diversity selection, LSC-Fuzz generates diverse and complex HDL code, thoroughly testing the FPGA logic synthesis compilers using equivalent check to detect bugs. Through three months, LSC-Fuzz has found 16 bugs, 12 of these has been confirmed by official technical support.

Related papers

• Magellan: Autonomous Discovery of Novel Compiler Optimization Heuristics with AlphaEvolve [44.73800369169414]
  We present Magellan, an agentic framework that evolves the compiler pass itself by executable C++ decision logic.<n>M Magellan couples an LLM coding agent with evolutionary search and autotuning in a closed loop of generation, evaluation on user-provided macro-benchmarks, and refinement.<n>We report preliminary results on XLA problems, demonstrating portability beyond LLVM with reduced engineering effort.
  arXiv  Detail & Related papers  (2026-01-28T22:34:56Z)
• Environment-Aware Code Generation: How far are We? [52.69113158357018]
  It is unclear whether large language models (LLMs) can reliably generate executable code tailored to a user's specific environment.<n>We present the first systematic study of Environment-Aware Code Generation (EACG), where generated code must be functionally correct and directly executable under arbitrary software configurations.<n>Our results show that current LLMs struggle with environment-specific code generation, while our adaptations improve environment compatibility and executability.
  arXiv  Detail & Related papers  (2026-01-18T04:58:15Z)
• FPGA-tailored algorithms for real-time decoding of quantum LDPC codes [1.213715600410032]
  We analyze FPGA-tailored versions of three decoder classes for quantum low-density parity-check (qLDPC) codes.<n>For message passing, we analyze the recently introduced Relay decoder and its FPGA implementation.<n>For ordered statistics decoding, we introduce a filtered variant that concentrates on high-likelihood fault locations.<n>We design an FPGA-adapted generalized union-find decoder.
  arXiv  Detail & Related papers  (2025-11-26T18:33:47Z)
• Compiler Bugs Detection in Logic Synthesis Tools via Linear Upper Confidence Bound [11.123007674634936]
  Lin-Hunter is a novel testing framework designed to enhance the diversity of HDL test cases and the efficiency of FPGA logic synthesis tool validation.<n>Our method has discovered 18 unique bugs, including 10 previously unreported defects, which have been confirmed by official developers.
  arXiv  Detail & Related papers  (2025-09-01T05:54:48Z)
• A Novel Mutation Based Method for Detecting FPGA Logic Synthesis Tool Bugs [7.8865444084780965]
  We propose VERMEI, a new method for testing FPGA logic synthesis tools.<n> VERMEI consists of three modules: preprocessing, equivalent mutation, and bug identification.<n>Within five months, VERMEI reported 15 bugs to vendors, 9 of which were confirmed as new.
  arXiv  Detail & Related papers  (2025-08-21T13:11:59Z)
• ProtocolLLM: RTL Benchmark for SystemVerilog Generation of Communication Protocols [45.66401695351214]
  We introduce ProtocolLLM, the first benchmark suite specifically targeting widely used SystemVerilog protocols.<n>We observe that most of the models fail to generate SystemVerilog code for communication protocols that follow timing constrains.
  arXiv  Detail & Related papers  (2025-06-09T17:10:47Z)
• A Novel Interactive-Guided Differential Testing Approach for FPGA Simulation Debugger Tools [9.441160923314227]
  We propose a interactive differential testing approach called DB-Hunter to detect bugs in Vivado's FPGA chip debugger tools.<n>DB-Hunter consists of three components: RTL design transformation component, debug action transformation component, and interactive differential testing component.<n>In three months, DB-Hunter reported 18 issues, including 10 confirmed as bugs by Xilinx Support, 6 bugs had been fixed in last version.
  arXiv  Detail & Related papers  (2025-03-03T03:38:20Z)
• A Novel HDL Code Generator for Effectively Testing FPGA Logic Synthesis Compilers [3.5768623563189776]
  Defects in logic synthesis compilers may lead to unexpected behaviors in target applications, posing security risks. LegoHDL is a novel method to generate syntax valid HDL code for comprehensively testing FPGA synthesis logic compilers. LegoHDL has reported 20 new defects--many of which are deep and important; 16 of them have been confirmed.
  arXiv  Detail & Related papers  (2024-07-01T06:41:05Z)
• Enhancing Dropout-based Bayesian Neural Networks with Multi-Exit on FPGA [20.629635991749808]
  This paper proposes an algorithm and hardware co-design framework that can generate field-programmable gate array (FPGA)-based accelerators for efficient BayesNNs. At the algorithm level, we propose novel multi-exit dropout-based BayesNNs with reduced computational and memory overheads. At the hardware level, this paper introduces a transformation framework that can generate FPGA-based accelerators for the proposed efficient BayesNNs.
  arXiv  Detail & Related papers  (2024-06-20T17:08:42Z)
• Embedded FPGA Developments in 130nm and 28nm CMOS for Machine Learning in Particle Detector Readout [0.7367855181841242]
  Field programmable gate array (eFPGA) technology allows the implementation of reconfigurable logic within the design of an application-specific integrated circuit (ASIC) An open-source framework called "FABulous" was used to design eFPGAs using 130 nm and 28 nm CMOS technology nodes. A machine learning-based classifier, designed for reduction of sensor data at the source, was synthesized and configured onto the eFPGA.
  arXiv  Detail & Related papers  (2024-04-26T20:59:23Z)
• Deep Learning Assisted Multiuser MIMO Load Modulated Systems for Enhanced Downlink mmWave Communications [68.96633803796003]
  This paper is focused on multiuser load modulation arrays (MU-LMAs) which are attractive due to their low system complexity and reduced cost for millimeter wave (mmWave) multi-input multi-output (MIMO) systems. The existing precoding algorithm for downlink MU-LMA relies on a sub-array structured (SAS) transmitter which may suffer from decreased degrees of freedom and complex system configuration. In this paper, we conceive an MU-LMA system employing a full-array structured (FAS) transmitter and propose two algorithms accordingly.
  arXiv  Detail & Related papers  (2023-11-08T08:54:56Z)
• Guess & Sketch: Language Model Guided Transpilation [59.02147255276078]
  Learned transpilation offers an alternative to manual re-writing and engineering efforts. Probabilistic neural language models (LMs) produce plausible outputs for every input, but do so at the cost of guaranteed correctness. Guess & Sketch extracts alignment and confidence information from features of the LM then passes it to a symbolic solver to resolve semantic equivalence.
  arXiv  Detail & Related papers  (2023-09-25T15:42:18Z)
• t$|$ket$\rangle$ : A Retargetable Compiler for NISQ Devices [55.41644538483948]
  t$|$ket$rangle$ is a language-agnostic optimising compiler designed to generate code for a variety of NISQ devices. The compiler has been extensively benchmarked and outperforms most competitors in terms of circuit optimisation and qubit routing.
  arXiv  Detail & Related papers  (2020-03-24T01:49:08Z)

This list is automatically generated from the titles and abstracts of the papers in this site.

This site does not guarantee the quality of this site (including all information) and is not responsible for any consequences.