Privacy-preserving fall detection at the edge using Sony IMX636 event-based vision sensor and Intel Loihi 2 neuromorphic processor

• URL: http://arxiv.org/abs/2511.22554v1
• Date: Thu, 27 Nov 2025 15:44:55 GMT
• Title: Privacy-preserving fall detection at the edge using Sony IMX636 event-based vision sensor and Intel Loihi 2 neuromorphic processor
• Abstract summary: Fall detection for elderly care using non-invasive vision-based systems remains an important yet unsolved problem.<n>We propose a neuromorphic fall detection system that integrates the Sony IMX636 event-based vision sensor with the Intel Loihi 2 neuromorphic processor.<n>Our smart security camera proof-of-concept highlights the potential of integrating neuromorphic sensing and processing for edge AI applications.
• Score: 1.4594259556596754
• License: http://creativecommons.org/licenses/by-nc-nd/4.0/
• Abstract: Fall detection for elderly care using non-invasive vision-based systems remains an important yet unsolved problem. Driven by strict privacy requirements, inference must run at the edge of the vision sensor, demanding robust, real-time, and always-on perception under tight hardware constraints. To address these challenges, we propose a neuromorphic fall detection system that integrates the Sony IMX636 event-based vision sensor with the Intel Loihi 2 neuromorphic processor via a dedicated FPGA-based interface, leveraging the sparsity of event data together with near-memory asynchronous processing. Using a newly recorded dataset under diverse environmental conditions, we explore the design space of sparse neural networks deployable on a single Loihi 2 chip and analyze the tradeoffs between detection F1 score and computational cost. Notably, on the Pareto front, our LIF-based convolutional SNN with graded spikes achieves the highest computational efficiency, reaching a 55x synaptic operations sparsity for an F1 score of 58%. The LIF with graded spikes shows a gain of 6% in F1 score with 5x less operations compared to binary spikes. Furthermore, our MCUNet feature extractor with patched inference, combined with the S4D state space model, achieves the highest F1 score of 84% with a synaptic operations sparsity of 2x and a total power consumption of 90 mW on Loihi 2. Overall, our smart security camera proof-of-concept highlights the potential of integrating neuromorphic sensing and processing for edge AI applications where latency, energy consumption, and privacy are critical.

Related papers

• P2Fusion: Prompt-based Progressive Infrared-Visible Image Fusion via Dual-Prior Distillation [73.147281449267]
  We propose P2Fusion, a prior-guided distillation-based framework that reformulates infrared-visible image fusion.<n>Instead of imposing hard-coded penalties, we distill image-intrinsic priors, thermal saliency and spatial quality, into learnable dynamic regulators.<n>P2Fusion achieves state-of-the-art results in 14 out of 20 key evaluation metrics across 5 benchmarks.
  arXiv  Detail & Related papers  (2026-08-13T10:09:49Z)
• Seeing Through WiFi: Lightweight Human Pose Estimation with Dynamic Kernel Attention [55.570606479386434]
  WiFi-based human pose estimation (HPE) enables the detection and interpretation of human body positions and movements without the need for wearable devices.<n>This paper introduces a novel framework, WiLHPE, for lightweight and efficient human pose estimation using WiFi CSI signals.
  arXiv  Detail & Related papers  (2026-07-03T11:04:05Z)
• Embedded Arena: Iterative Optimization via Hardware Feedback [44.54626665766497]
  Agentic co-optimization achieves 250x compression for vision models with 3.3% accuracy loss and 400x for audio with 6% Feature Error Rate loss.<n>We demonstrate practical impact in two real-world systems: an elk-detection camera trap (96.7% accuracy) and a phonetic-transcription wearable (8.44% FER)
  arXiv  Detail & Related papers  (2026-06-15T04:04:23Z)
• Reconfigurable Computing Challenge: Real-Time Graph Neural Networks for Online Event Selection in Big Science [0.4054399764907913]
  This work presents an end-to-end demonstrator for the real-time deployment of a dynamic Graph Neural Network for the Belle II electromagnetic calorimeter hardware trigger on the AMD Versal VCK190.<n>We develop a Python-based semi-automated design flow covering operator fusion, partitioning, mapping, spatial parallelization, and kernel-level optimization.<n>Our design achieves a throughput of 2.94 million events per second at an end-to-end latency of 7.15 microseconds.
  arXiv  Detail & Related papers  (2026-05-11T14:10:06Z)
• Hardware-accelerated graph neural networks: an alternative approach for neuromorphic event-based audio classification and keyword spotting on SoC FPGA [12.261656409413753]
  FPGA implementation of event-graph neural networks for audio processing.<n>System achieves up to 95% word-end detection accuracy, with only 10.53 microsecond latency and 1.18 W power consumption.
  arXiv  Detail & Related papers  (2026-02-18T13:26:22Z)
• Realizing Fully-Integrated, Low-Power, Event-Based Pupil Tracking with Neuromorphic Hardware [2.2940141855172036]
  We present the first battery-powered, wearable pupil-center-tracking system with complete on-device integration.<n>Our solution features a novel uncertainty-quantifying spiking neural network with gated temporal decoding, optimized for strict memory and bandwidth constraints.<n>Our work demonstrates that end-to-end neuromorphic computing enables practical, always-on eye tracking for next-generation energy-efficient wearable systems.
  arXiv  Detail & Related papers  (2025-11-25T10:58:23Z)
• Enabling Vibration-Based Gesture Recognition on Everyday Furniture via Energy-Efficient FPGA Implementation of 1D Convolutional Networks [11.481972015296812]
  This study proposes an energy-efficient solution deploying compact NNs on low-power Field-Programmable Gate Arrays (FPGAs)<n>We replace complex spectral preprocessing with raw waveform input, eliminating complex on-board preprocessing while reducing input size by 21x without sacrificing accuracy.<n>We design two lightweight architectures (1D-CNN and 1D-SepCNN) tailored for embedded FPGAs, reducing parameters from 369 million to as few as 216 while maintaining comparable accuracy.
  arXiv  Detail & Related papers  (2025-10-27T09:30:36Z)
• Hybrid Spiking Neural Networks for Low-Power Intra-Cortical Brain-Machine Interfaces [42.72938925647165]
  Intra-cortical brain-machine interfaces (iBMIs) have the potential to dramatically improve the lives of people with paraplegia. Current iBMIs suffer from scalability and mobility limitations due to bulky hardware and wiring. We are investigating hybrid spiking neural networks for embedded neural decoding in wireless iBMIs.
  arXiv  Detail & Related papers  (2024-09-06T17:48:44Z)
• Topology Optimization of Random Memristors for Input-Aware Dynamic SNN [44.38472635536787]
  We introduce pruning optimization for input-aware dynamic memristive spiking neural network (PRIME) Signal representation-wise, PRIME employs leaky integrate-and-fire neurons to emulate the brain's inherent spiking mechanism. For reconfigurability, inspired by the brain's dynamic adjustment of computational depth, PRIME employs an input-aware dynamic early stop policy.
  arXiv  Detail & Related papers  (2024-07-26T09:35:02Z)
• Spiker+: a framework for the generation of efficient Spiking Neural Networks FPGA accelerators for inference at the edge [49.42371633618761]
  Spiker+ is a framework for generating efficient, low-power, and low-area customized Spiking Neural Networks (SNN) accelerators on FPGA for inference at the edge. Spiker+ is tested on two benchmark datasets, the MNIST and the Spiking Heidelberg Digits (SHD)
  arXiv  Detail & Related papers  (2024-01-02T10:42:42Z)
• Low-power event-based face detection with asynchronous neuromorphic hardware [2.0774873363739985]
  We present the first instance of an on-chip spiking neural network for event-based face detection deployed on the SynSense Speck neuromorphic chip. We show how to reduce precision discrepancies between off-chip clock-driven simulation used for training and on-chip event-driven inference. We achieve an on-chip face detection mAP[0.5] of 0.6 while consuming only 20 mW.
  arXiv  Detail & Related papers  (2023-12-21T19:23:02Z)
• Retina : Low-Power Eye Tracking with Event Camera and Spiking Hardware [10.702811797536667]
  This paper introduces a neuromorphic methodology for eye tracking, harnessing pure event data captured by a Dynamic Vision Sensor (DVS) camera. The framework integrates a directly trained Spiking Neuron Network (SNN) regression model and leverages a state-of-the-art low power edge neuromorphic processor - Speck.
  arXiv  Detail & Related papers  (2023-12-01T08:47:56Z)
• Pruning random resistive memory for optimizing analogue AI [54.21621702814583]
  AI models present unprecedented challenges to energy consumption and environmental sustainability. One promising solution is to revisit analogue computing, a technique that predates digital computing. Here, we report a universal solution, software-hardware co-design using structural plasticity-inspired edge pruning.
  arXiv  Detail & Related papers  (2023-11-13T08:59:01Z)
• An FPGA smart camera implementation of segmentation models for drone wildfire imagery [0.9837190842240352]
  Wildfires represent one of the most relevant natural disasters worldwide, due to their impact on various societal and environmental levels. One of the most promising approaches for wildfire fighting is the use of drones equipped with visible and infrared cameras for the detection, monitoring, and fire spread assessment in a remote manner but in close proximity to the affected areas. In this work, we posit that smart cameras based on low-power consumption field-programmable gate arrays (FPGAs) and binarized neural networks (BNNs) represent a cost-effective alternative for implementing onboard computing on the edge.
  arXiv  Detail & Related papers  (2023-09-04T02:30:14Z)
• CoDeNet: Efficient Deployment of Input-Adaptive Object Detection on Embedded FPGAs [41.43273142203345]
  We harness the flexibility of FPGAs to develop a novel object detection pipeline with deformable convolutions. With our high-efficiency implementation, our solution reaches 26.9 frames per second with a tiny model size of 0.76 MB. Our model gets to 67.1 AP50 on Pascal VOC with only 2.9 MB of parameters-20.9x smaller but 10% more accurate than Tiny-YOLO.
  arXiv  Detail & Related papers  (2020-06-12T17:56:47Z)
• ASFD: Automatic and Scalable Face Detector [129.82350993748258]
  We propose a novel Automatic and Scalable Face Detector (ASFD) ASFD is based on a combination of neural architecture search techniques as well as a new loss design. Our ASFD-D6 outperforms the prior strong competitors, and our lightweight ASFD-D0 runs at more than 120 FPS with Mobilenet for VGA-resolution images.
  arXiv  Detail & Related papers  (2020-03-25T06:00:47Z)

This list is automatically generated from the titles and abstracts of the papers in this site.

This site does not guarantee the quality of this site (including all information) and is not responsible for any consequences.