Related papers: Echo Cross Resonance gate error budgeting on a superconducting quantum processor

Echo Cross Resonance gate error budgeting on a superconducting quantum processor

URL: http://arxiv.org/abs/2601.20458v1
Date: Wed, 28 Jan 2026 10:31:35 GMT
Title: Echo Cross Resonance gate error budgeting on a superconducting quantum processor
Authors: Travers Ward, Russell P. Rundle, Richard Bounds, Norbert Deak, Gavin Dold, Apoorva Hegde, William Howard, Ailsa Keyser, George B. Long, Benjamin Rogers, Jonathan J. Burnett, Bryn A. Bell,
Abstract summary: We present an error budgeting procedure for the native two-qubit operation on a 32-qubit superconducting-qubit-based quantum computer.<n>An average reduction of 3.7x in error rate for two qubit operations is shown across a chain of 16 qubits.<n>The largest improvements are seen on previously under-performing qubit pairs.
Score: 0.0
License: http://arxiv.org/licenses/nonexclusive-distrib/1.0/
Abstract: High fidelity quantum operations are key to enabling fault-tolerant quantum computation. Superconducting quantum processors have demonstrated high-fidelity operations, but on larger devices there is commonly a broad distribution of qualities, with the low-performing tail affecting near-term performance and applications. Here we present an error budgeting procedure for the native two-qubit operation on a 32-qubit superconducting-qubit-based quantum computer, the OQC Toshiko gen-1 system. We estimate the prevalence of different forms of error such as coherent error and control qubit leakage, then apply error suppression strategies based on the most significant sources of error, making use of pulse-shaping and additional compensating gates. These techniques require no additional hardware overhead and little additional calibration, making them suitable for routine adoption. An average reduction of 3.7x in error rate for two qubit operations is shown across a chain of 16 qubits, with the median error rate improving from 4.6$\%$ to 1.2$\%$ as measured by interleaved randomized benchmarking. The largest improvements are seen on previously under-performing qubit pairs, demonstrating the importance of practical error suppression in reducing the low-performing tail of gate qualities and achieving consistently good performance across a device.

Related papers

Above 99.9% Fidelity Single-Qubit Gates, Two-Qubit Gates, and Readout in a Single Superconducting Quantum Device [58.154405222706146]
tuning of qubit-coupler coupling strengths in a superconducting circuit with two transmon qubits coupled via a tunable coupler enables high-fidelity single- and two-qubit gates.<n>We achieve a 40h-averaged CZ gate fidelity of 99.93%, simultaneous single-qubit gate fidelities of 99.98%, and readout fidelities over 99.94% in a single device.
arXiv Detail & Related papers (2025-08-22T14:49:47Z)
Bias-preserving and error-detectable entangling operations in a superconducting dual-rail system [7.203444190956276]
We design and realize a novel two-qubit gate for dual-rail erasure qubits based on superconducting microwave cavities.<n>The gate is high-speed ($sim$500 ns duration), and yields a residual gate infidelity after error detection below 0.1%.<n>We measure low erasure rates of $sim$0.5% per gate, as well as low and asymmetric dephasing errors that occur at least three times more frequently on control qubits.
arXiv Detail & Related papers (2025-03-13T22:49:43Z)
Low-Overhead Defect-Adaptive Surface Code with Bandage-Like Super-Stabilizers [4.146058318261507]
We introduce an automatic adapter to implement the surface code on defective lattices. Unlike previous approaches, this adapter leverages newly proposed bandage-like super-stabilizers to save more qubits. Our work presents a low-overhead, automated solution to the challenge of adapting the surface code to defects.
arXiv Detail & Related papers (2024-04-29T12:24:43Z)
Fast Flux-Activated Leakage Reduction for Superconducting Quantum Circuits [84.60542868688235]
leakage out of the computational subspace arising from the multi-level structure of qubit implementations. We present a resource-efficient universal leakage reduction unit for superconducting qubits using parametric flux modulation. We demonstrate that using the leakage reduction unit in repeated weight-two stabilizer measurements reduces the total number of detected errors in a scalable fashion.
arXiv Detail & Related papers (2023-09-13T16:21:32Z)
Optimizing quantum gates towards the scale of logical qubits [78.55133994211627]
A foundational assumption of quantum gates theory is that quantum gates can be scaled to large processors without exceeding the error-threshold for fault tolerance. Here we report on a strategy that can overcome such problems. We demonstrate it by choreographing the frequency trajectories of 68 frequency-tunablebits to execute single qubit while superconducting errors.
arXiv Detail & Related papers (2023-08-04T13:39:46Z)
Model-based Optimization of Superconducting Qubit Readout [59.992881941624965]
We demonstrate model-based readout optimization for superconducting qubits. We observe 1.5% error per qubit with a 500ns end-to-end duration and minimal excess reset error from residual resonator photons. This technique can scale to hundreds of qubits and be used to enhance the performance of error-correcting codes and near-term applications.
arXiv Detail & Related papers (2023-08-03T23:30:56Z)
Analytical and experimental study of center line miscalibrations in M\o lmer-S\o rensen gates [51.93099889384597]
We study a systematic perturbative expansion in miscalibrated parameters of the Molmer-Sorensen entangling gate. We compute the gate evolution operator which allows us to obtain relevant key properties. We verify the predictions from our model by benchmarking them against measurements in a trapped-ion quantum processor.
arXiv Detail & Related papers (2021-12-10T10:56:16Z)
Exponential suppression of bit or phase flip errors with repetitive error correction [56.362599585843085]
State-of-the-art quantum platforms typically have physical error rates near $10-3$. Quantum error correction (QEC) promises to bridge this divide by distributing quantum logical information across many physical qubits. We implement 1D repetition codes embedded in a 2D grid of superconducting qubits which demonstrate exponential suppression of bit or phase-flip errors.
arXiv Detail & Related papers (2021-02-11T17:11:20Z)
Qutrit randomized benchmarking [0.0]
Ternary quantum processors offer significant computational advantages over conventional qubit technologies. To evaluate and compare the performance of such emerging quantum hardware it is essential to have robust benchmarking methods. We demonstrate extensions of industry standard Randomized Benchmarking protocols, developed and used extensively for qubits.
arXiv Detail & Related papers (2020-08-20T18:00:57Z)
High-fidelity, high-scalability two-qubit gate scheme for superconducting qubits [16.01171409402694]
We experimentally demonstrate a new two-qubit gate scheme that exploits fixed-frequency qubits and a tunable coupler in a superconducting quantum circuit. The scheme requires less control lines, reduces crosstalk effect, simplifies calibration procedures, yet produces a controlled-Z gate in 30ns with a high fidelity of 99.5%. Our demonstration paves the way for large-scale implementation of high-fidelity quantum operations.
arXiv Detail & Related papers (2020-06-21T17:55:28Z)

This list is automatically generated from the titles and abstracts of the papers in this site.