A Scalable Open-Source QEC System with Sub-Microsecond Decoding-Feedback Latency

• URL: http://arxiv.org/abs/2603.16203v1
• Date: Tue, 17 Mar 2026 07:30:35 GMT
• Title: A Scalable Open-Source QEC System with Sub-Microsecond Decoding-Feedback Latency
• Abstract summary: Quantum error correction (QEC) is essential for realizing large-scale, fault-tolerant quantum computation.<n>We present an open-source, fully integrated QEC system built on RISC-Q.<n>Our system prototype integrates real-time qubit control, a scalable distributed multi-board architecture, and the state-of-the-art hardware QEC decoder.
• Score: 18.7902768496315
• License: http://arxiv.org/licenses/nonexclusive-distrib/1.0/
• Abstract: Quantum error correction (QEC) is essential for realizing large-scale, fault-tolerant quantum computation, yet its practical implementation remains a major engineering challenge. In particular, QEC demands precise real-time control of a large number of qubits and low-latency, high-throughput and accurate decoding of error syndromes. While most prior work has focused primarily on decoder design, the overall performance of any QEC system depends critically on all its subsystems including control, communication, and decoding, as well as their integration. To address this challenge, we present an open-source, fully integrated QEC system built on RISC-Q, a generator for RISC-V-based quantum control architectures. Implemented on RFSoC FPGAs, our system prototype integrates real-time qubit control, a scalable distributed multi-board architecture, and the state-of-the-art hardware QEC decoder within a low-latency, high-throughput decoding pipeline, forming a complete hardware platform ready for deployment with superconducting qubits. Experimental evaluation on a three-board prototype based on AMD ZCU216 RFSoCs demonstrates an end-to-end QEC decoding-feedback latency of 446 ns for a distance-3 surface code, including syndrome aggregation, network communication, syndrome decoding, and error distribution. Extrapolating from measured subsystem performance and state-of-the-art decoder benchmarks, the architecture can achieve sub-microsecond decoding-feedback latency up to a distance-21 surface code ($\sim$881 physical qubits) when scaled to larger hardware configurations.

Related papers

• HORCRUX: A Complete PQC RISC-V eXtension Architecture [37.36871652478481]
  This work presents a compact RISC-V extension for Post-Quantum Cryptography (PQC) called HORCRUX.<n>HorCRUX addresses the difficult trade-off between crypto-agility, high performance, and low resource consumption in constrained environments.<n>The extension's modular structure maintains backward compatibility with standard RISC-V cores, offering a scalable solution for deploying PQC on constrained embedded systems.
  arXiv  Detail & Related papers  (2026-07-15T15:21:26Z)
• Real-Time Quantum Error Correction System Stack: Architecture, Algorithms, and Engineering Practice [5.934193075751239]
  Quantum error correction (QEC) is transitioning from physical feasibility demonstrations to systems engineering challenges.<n>Google has achieved below-latency performance on distance-5/7 surface codes.<n>Riverlane and Rigetti have demonstrated hardware-integrated low-threshold feedback loops.
  arXiv  Detail & Related papers  (2026-05-29T02:51:46Z)
• Rethink the Role of Neural Decoders in Quantum Error Correction [12.434295501714582]
  Quantum error correction (QEC) is essential for enabling quantum advantages.<n>We revisit neural decoders for surface-code decoding under explicit accuracy-latency constraints.<n>We develop an end-to-end compression pipeline to evaluate their deployability and performance on FPGA hardware.
  arXiv  Detail & Related papers  (2026-05-12T12:26:43Z)
• Real-time Surface-Code Error Correction Using an FPGA-based Neural-Network Decoder [11.81591184245689]
  We report a hardware-integrated control architecture featuring an FPGA-based neural-network (NN) decoder.<n>We experimentally demonstrate real-time surface-code (distance-3) QEC on a superconducting quantum processor.<n>We show that real-time decoding and feedback correction achieve logical performance comparable to offline decoding.
  arXiv  Detail & Related papers  (2026-05-06T13:24:10Z)
• ECCentric: An Empirical Analysis of Quantum Error Correction Codes [40.10865338207471]
  We introduce ECCentric, an end-to-end benchmarking framework for evaluating quantum error correction codes.<n>We conduct the first systematic benchmarking of major QEC code families against realistic, mid-term quantum device parameters.<n>Our findings suggest that trapped-ion architectures with qubit shuttling are the most promising near-term platforms.
  arXiv  Detail & Related papers  (2025-11-02T20:01:43Z)
• ConQuER: Modular Architectures for Control and Bias Mitigation in IQP Quantum Generative Models [40.972673943861075]
  Quantum generative models based on instantaneous quantum (IQP) circuits show great promise in learning complex distributions.<n>Current implementations suffer from lack of controllability over generated outputs and severe generation bias towards certain expected patterns.<n>We present a Controllable Quantum Generative Framework, ConQuER, which addresses both challenges through a modular circuit architecture.
  arXiv  Detail & Related papers  (2025-09-26T16:32:41Z)
• CLASS: A Controller-Centric Layout Synthesizer for Dynamic Quantum Circuits [58.16162138294308]
  CLASS is a controller-centric layout synthesizer designed to reduce inter-controller communication latency in a distributed control system.<n> Evaluations demonstrate that CLASS effectively reduces communication latency by up to 100% with only a 2.10% average increase in the number of additional operations.
  arXiv  Detail & Related papers  (2025-09-19T08:11:55Z)
• Distributed-HISQ: A Distributed Quantum Control Architecture [20.529851489287683]
  We propose Distributed-HISQ, a universal instruction set that redefines quantum control with a hardware-agnostic design.<n>HISQ provides a unified language for control sequences, enabling a single microarchitecture to support various control methods.<n>BISP, a booking-based synchronization protocol, can potentially achieve zero-cycle synchronization overhead.
  arXiv  Detail & Related papers  (2025-09-05T04:29:50Z)
• RISC-Q: A Generator for Real-Time Quantum Control System-on-Chips Compatible with RISC-V [7.027060785241219]
  We present RISC-Q -- an open-source flexible generator for Quantum Control System-on-Chip (QCSoC) designs.<n>We show that RISC-Q can replicate the performance of existing QCSoCs with significantly reduced development effort.
  arXiv  Detail & Related papers  (2025-05-20T20:54:14Z)
• Controller-decoder system requirements derived by implementing Shor's algorithm with surface code [0.5592394503914488]
  Quantum Error Correction (QEC) is widely regarded as the most promising path towards quantum advantage.<n>We show that the controller-decoder closed-loop latency must remain within tens of microseconds, achievable through parallelizing decoding tasks.<n>We also simulate the complete fault-tolerant factorization circuit at the physical level, demonstrating that near-term hardware performance, such as a physical error rate of 0.1% and 1000 qubits, are sufficient for the successful execution of the circuit.
  arXiv  Detail & Related papers  (2024-11-29T23:55:29Z)
• Managing Classical Processing Requirements for Quantum Error Correction [6.995407614018462]
  We show that efficient decoder scheduling is essential to making quantum error correction practical.<n>Our approach reduces decoder requirements by 10-40% across fault-tolerant benchmarks.
  arXiv  Detail & Related papers  (2024-06-26T00:50:10Z)
• On-Chip Hardware-Aware Quantization for Mixed Precision Neural Networks [52.97107229149988]
  We propose an On-Chip Hardware-Aware Quantization framework, performing hardware-aware mixed-precision quantization on deployed edge devices. For efficiency metrics, we built an On-Chip Quantization Aware pipeline, which allows the quantization process to perceive the actual hardware efficiency of the quantization operator. For accuracy metrics, we propose Mask-Guided Quantization Estimation technology to effectively estimate the accuracy impact of operators in the on-chip scenario.
  arXiv  Detail & Related papers  (2023-09-05T04:39:34Z)
• A Classical Architecture For Digital Quantum Computers [21.99729700579818]
  Scaling bottlenecks the making of digital quantum computers poses challenges from both the quantum computation and the classical components. We present a classical architecture to cope with a comprehensive list of the latter challenges em all at once, and implement it fully in an end-to-end system. Our architecture enables scalable, high-precision control of large quantum processors and accommodates evolving requirements of quantum hardware.
  arXiv  Detail & Related papers  (2023-05-23T17:44:06Z)
• Deep Quantum Error Correction [73.54643419792453]
  Quantum error correction codes (QECC) are a key component for realizing the potential of quantum computing. In this work, we efficiently train novel emphend-to-end deep quantum error decoders. The proposed method demonstrates the power of neural decoders for QECC by achieving state-of-the-art accuracy.
  arXiv  Detail & Related papers  (2023-01-27T08:16:26Z)
• Task-Oriented Sensing, Computation, and Communication Integration for Multi-Device Edge AI [108.08079323459822]
  This paper studies a new multi-intelligent edge artificial-latency (AI) system, which jointly exploits the AI model split inference and integrated sensing and communication (ISAC) We measure the inference accuracy by adopting an approximate but tractable metric, namely discriminant gain.
  arXiv  Detail & Related papers  (2022-07-03T06:57:07Z)

This list is automatically generated from the titles and abstracts of the papers in this site.

This site does not guarantee the quality of this site (including all information) and is not responsible for any consequences.