Hardware-Efficient Erasure Qubits With Superconducting Transmon Qutrits

• URL: http://arxiv.org/abs/2604.08672v1
• Date: Thu, 09 Apr 2026 18:01:53 GMT
• Title: Hardware-Efficient Erasure Qubits With Superconducting Transmon Qutrits
• Abstract summary: In superconducting circuits, erasure qubits can be constructed using the dual-rail approach.<n>We demonstrate a hardware-efficient scheme that operates transmon qutrits as erasure qubits.<n>Results suggest that mainstream architectures may already be capable of implementing erasure-based QEC strategies.
• Score: 6.360113677092959
• License: http://arxiv.org/licenses/nonexclusive-distrib/1.0/
• Abstract: Quantum error correction using erasure qubits offers higher fault-tolerant thresholds and improved scaling by converting dominant physical errors into detectable erasures. In superconducting circuits, erasure qubits can be constructed using the dual-rail approach, which, however, requires additional qubit-count overhead and tailored coupling elements. Here, we demonstrate a hardware-efficient scheme that operates transmon qutrits as erasure qubits, which is compatible with standard superconducting circuit-QED hardware. The logical states $\ket{0_\text{L}}$ and $\ket{1_\text{L}}$ are represented by the ground and second excited states, while the dominant relaxation errors can be detected via an ancilla qubit using a microwave-activated two-qutrit SWAP gate. We demonstrate a logical qubit $T_1$ lifetime exceeding $500\,μ\mathrm{s}$, post-selected with repeated mid-circuit erasure detection, which is ten times longer than the $T_1$ time of the transmon physical qubit. Coherence times beyond $300\,μ\mathrm{s}$ are achieved using dynamical decoupling. Single-qubit gate operations reach average Clifford gate infidelity on the order of $10^{-4}$. We further demonstrate dual-purposing an ancilla qubit for both erasure detection and parity checking, showing heralded generation of Bell states between erasure qubits. These results suggest that mainstream architectures of transmon qubit arrays may already be capable of implementing erasure-based QEC strategies for hardware-efficient fault-tolerant quantum computing.

Related papers

• The Gain-Engineered Transmon [68.89136228609398]
  We introduce and experimentally realize a noise-biased qubit in a standard transmon-readout resonator circuit.<n>Our results open a path towards using this system as a simple building-block for hardware-efficient quantum error detection and correction schemes.
  arXiv  Detail & Related papers  (2026-08-26T17:00:42Z)
• Fast, High-Fidelity Erasure Detection of Dual-Rail Qubits with Symmetrically Coupled Readout [28.325053893714635]
  Erasure qubits are a promising platform for implementing hardware-efficient quantum error correction.<n>We realize erasure detection with a hardware-efficient circuit consisting of a single readout resonator dispersively and symmetrically coupled to both transmons of a dual-rail qubit.<n>We achieve a median $7.2 times 10-5$ error per gate with $ 1 times 10-5$ error induced by erasure detection.
  arXiv  Detail & Related papers  (2026-04-17T17:54:23Z)
• In-situ mid-circuit qubit measurement and reset in a single-species trapped-ion quantum computing system [34.82692226532414]
  We implement in-situ mid-circuit measurement and reset (MCMR) operations on a trapped-ion quantum computing system.<n>We introduce and compare two methods for isolating data qubits from measured qubits.<n>We experimentally demonstrate both methods on a crystal of two $171textrmYb+$ ions.
  arXiv  Detail & Related papers  (2025-04-17T00:10:35Z)
• Logical multi-qubit entanglement with dual-rail superconducting qubits [14.808613294313902]
  We demonstrate a superconducting processor integrating four dual-rail erasure qubits.<n>Each dual-rail qubit, encoded in pairs of tunable transmons, preserves millisecond-scale coherence times and single-qubit gate errors.<n>This work provides a blueprint ford quantum error correction with erasure qubits.
  arXiv  Detail & Related papers  (2025-04-16T14:02:30Z)
• Bias-preserving and error-detectable entangling operations in a superconducting dual-rail system [7.203444190956276]
  We design and realize a novel two-qubit gate for dual-rail erasure qubits based on superconducting microwave cavities.<n>The gate is high-speed ($sim$500 ns duration), and yields a residual gate infidelity after error detection below 0.1%.<n>We measure low erasure rates of $sim$0.5% per gate, as well as low and asymmetric dephasing errors that occur at least three times more frequently on control qubits.
  arXiv  Detail & Related papers  (2025-03-13T22:49:43Z)
• Erasure detection of a dual-rail qubit encoded in a double-post superconducting cavity [1.8484713576684788]
  We implement a dual-rail qubit encoded in a compact, double-post superconducting cavity. We measure an erasure rate of 3.981 +/- 0.003 (ms)-1 and a residual dephasing error rate up to 0.17 (ms)-1 within the codespace.
  arXiv  Detail & Related papers  (2023-11-08T01:36:51Z)
• Fast Flux-Activated Leakage Reduction for Superconducting Quantum Circuits [84.60542868688235]
  leakage out of the computational subspace arising from the multi-level structure of qubit implementations. We present a resource-efficient universal leakage reduction unit for superconducting qubits using parametric flux modulation. We demonstrate that using the leakage reduction unit in repeated weight-two stabilizer measurements reduces the total number of detected errors in a scalable fashion.
  arXiv  Detail & Related papers  (2023-09-13T16:21:32Z)
• Demonstrating a long-coherence dual-rail erasure qubit using tunable transmons [59.63080344946083]
  We show that a "dual-rail qubit" consisting of a pair of resonantly coupled transmons can form a highly coherent erasure qubit. We demonstrate mid-circuit detection of erasure errors while introducing $ 0.1%$ dephasing error per check. This work establishes transmon-based dual-rail qubits as an attractive building block for hardware-efficient quantum error correction.
  arXiv  Detail & Related papers  (2023-07-17T18:00:01Z)
• Two qubits in one transmon -- QEC without ancilla hardware [68.8204255655161]
  We show that it is theoretically possible to use higher energy levels for storing and controlling two qubits within a superconducting transmon. The additional qubits could be used in algorithms which need many short-living qubits in error correction or by embedding effecitve higher connectivity in qubit networks.
  arXiv  Detail & Related papers  (2023-02-28T16:18:00Z)
• Erasure qubits: Overcoming the $T_1$ limit in superconducting circuits [105.54048699217668]
  amplitude damping time, $T_phi$, has long stood as the major factor limiting quantum fidelity in superconducting circuits. We propose a scheme for overcoming the conventional $T_phi$ limit on fidelity by designing qubits in a way that amplitude damping errors can be detected and converted into erasure errors.
  arXiv  Detail & Related papers  (2022-08-10T17:39:21Z)
• High fidelity two-qubit gates on fluxoniums using a tunable coupler [47.187609203210705]
  Superconducting fluxonium qubits provide a promising alternative to transmons on the path toward large-scale quantum computing. A major challenge for multi-qubit fluxonium devices is the experimental demonstration of a scalable crosstalk-free multi-qubit architecture. Here, we present a two-qubit fluxonium-based quantum processor with a tunable coupler element.
  arXiv  Detail & Related papers  (2022-03-30T13:44:52Z)

This list is automatically generated from the titles and abstracts of the papers in this site.

This site does not guarantee the quality of this site (including all information) and is not responsible for any consequences.