Co-Optimization of Analog Kolmogorov-Arnold Networks for Low-Power Function Approximation in Flexible Electronics

• URL: http://arxiv.org/abs/2606.27892v1
• Date: Fri, 26 Jun 2026 09:35:48 GMT
• Title: Co-Optimization of Analog Kolmogorov-Arnold Networks for Low-Power Function Approximation in Flexible Electronics
• Abstract summary: This work introduces Analog Kolmogorov-Arnold Networks (AKANs), developed via hardware-software co-optimization.<n>AKANs approximate complex multivariate functions accurately under hardware imperfections.<n>Results show up to 55% area and 50% power savings, with average reductions of nearly 30% across datasets.
• Score: 1.4864449542438336
• License: http://creativecommons.org/licenses/by/4.0/
• Abstract: Wearable devices and Internet of Things (IoT) sensors require on-sensor processing of biosignals and environmental data, including computationally demanding operations such as nonlinear activation functions for neural network inference, sensor calibration curves to map raw readings to physical units, and signal preprocessing functions like logarithmic compression and power operations for feature extraction. These functions exhibit significant complexity, often involving transcendental operations and multivariate dependencies that are costly to implement digitally. Analog function approximation provides a power-efficient alternative by performing these computations in the analog domain, thereby reducing the energy overhead associated with analog-to-digital conversion and subsequent digital processing. Flexible Electronics (FE) present a particularly attractive platform for wearable applications due to mechanical flexibility and low-cost fabrication, but impose strict constraints on circuit density and power consumption, making efficient analog implementations critical but challenging. This work introduces Analog Kolmogorov-Arnold Networks (AKANs), developed via hardware-software co-optimization, to approximate these complex multivariate functions accurately under hardware imperfections. Our method incorporates circuit-level error modeling during training and applies pruning at both software and hardware levels to reduce area and power. Validation across multiple benchmarks demonstrates that our proposed pruning methodology not only reduces hardware cost but can also improve approximation accuracy by regularizing spline parameters. Results show up to 55% area and 50% power savings, with average reductions of nearly 30% across datasets, highlighting AKANs as a robust and generalizable framework for low-power analog function approximation in FE.

Related papers

• Multi-layer MIMO Relay as Deep Physical Neural Networks: Power Amplifiers as Activation Functions [56.870614369768354]
  Wireless physical neural networks (WPNNs) embed neural computation directly into analog hardware.<n>We propose a deep WPNN in which nonlinear activations are realized by a multi-hop multiple-input multiple-output (MIMO) relay network.<n>We show that the proposed architecture enables accurate over-the-air inference for image classification.
  arXiv  Detail & Related papers  (2026-07-20T09:45:07Z)
• Low-power analogue neural networks with trainable nonlinear connections for continuous control [54.59241649882409]
  Physical neural networks promise low-power machine learning by computing directly with analogue device physics.<n>We place trainable nonlinear functions on the connections, making each physical connection a learnable computational element.<n>We find that the benefit is task-dependent and follows from the smoothness of the physical basis.
  arXiv  Detail & Related papers  (2026-06-21T15:55:23Z)
• Physical Analog Kolmogorov-Arnold Networks based on Reconfigurable Nonlinear-Processing Units [0.0]
  Kolmogorov-Arnold Networks (KANs) shift neural computation from linear layers to learnable nonlinear edge functions.<n>Here we introduce a physical analog KAN architecture in which edge functions are realized in materia using reconfigurable nonlinear-processing units (RNPUs)<n>We establish a realistic system-level hardware implementation that enables compact KAN-style regression and classification with programmable nonlinear transformations.
  arXiv  Detail & Related papers  (2026-02-07T12:33:11Z)
• Resource-Efficient and Robust Inference of Deep and Bayesian Neural Networks on Embedded and Analog Computing Platforms [0.4441866681085516]
  This work advances resource-efficient and robust inference for neural networks through the joint pursuit of algorithmic and hardware efficiency.<n>The first contribution, Galen, performs automatic layer-specific compression guided by sensitivity analysis and hardware-in-the-loop feedback.<n>A second line of work advances probabilistic inference, developing analytic and ensemble approximations that replace costly sampling, integrate into a compiler stack, and optimize embedded inference.
  arXiv  Detail & Related papers  (2025-10-28T20:34:53Z)
• In-memory Training on Analog Devices with Limited Conductance States via Multi-tile Residual Learning [59.091567092071564]
  In-memory training typically requires at least 8-bit conductance states to match digital baselines.<n>Many promising memristive devices such as ReRAM offer only about 4-bit resolution due to fabrication constraints.<n>This paper proposes a emphresidual learning framework that sequentially learns on multiple crossbar tiles to compensate the residual errors.
  arXiv  Detail & Related papers  (2025-10-02T19:44:25Z)
• Integrated Sensing, Communication, and Computation for Over-the-Air Federated Edge Learning [52.904670248426626]
  This paper studies an over-the-air federated edge learning (Air-FEEL) system with integrated sensing, communication, and computation.<n>We derive a low-complexity I SCC algorithm by alternately optimizing the batch size control and the network resource allocation.
  arXiv  Detail & Related papers  (2025-08-21T02:46:46Z)
• Rapid yet accurate Tile-circuit and device modeling for Analog In-Memory Computing [4.566622328597218]
  We quantify the impact of low-level distortions and noise, and develop a mathematical model for Multiply-ACcum (MAC) operations mapped to analog tiles.<n>We show that hardware fine-tuning using simple Gaussian noise provides resilience against ADC quantization and PCM read noise effects, but is less effective against IR-drop.
  arXiv  Detail & Related papers  (2025-05-05T22:56:49Z)
• Over-the-Air Multi-Sensor Inference with Neural Networks Using Memristor-Based Analog Computing [13.5346836945515]
  This study proposes a multi-sensor wireless inference system with memristor-based analog computing.<n>Given the sensors' limited computational capabilities, the features from the network's front end are transmitted to a central device.<n>We also introduce a trainable over-the-air sensor fusion method based on $L_p$-norm inspired combining function.
  arXiv  Detail & Related papers  (2025-01-17T15:14:58Z)
• A Fully Hardware Implemented Accelerator Design in ReRAM Analog Computing without ADCs [5.6496088684920345]
  ReRAM-based accelerators process neural networks via analog Computing-in-Memory (CiM) for ultra-high energy efficiency.<n>This work explores the hardware implementation of the Sigmoid and SoftMax activation functions of neural networks with crossbarally binarized neurons.<n>We propose a complete ReRAM-based Analog Computing Accelerator (RACA) that accelerates neural network computation by leveraging inferenceally binarized neurons.
  arXiv  Detail & Related papers  (2024-12-27T09:38:19Z)
• Synergistic Development of Perovskite Memristors and Algorithms for Robust Analog Computing [53.77822620185878]
  We propose a synergistic methodology to concurrently optimize perovskite memristor fabrication and develop robust analog DNNs.<n>We develop "BayesMulti", a training strategy utilizing BO-guided noise injection to improve the resistance of analog DNNs to memristor imperfections.<n>Our integrated approach enables use of analog computing in much deeper and wider networks, achieving up to 100-fold improvements.
  arXiv  Detail & Related papers  (2024-12-03T19:20:08Z)
• An Adaptive Device-Edge Co-Inference Framework Based on Soft Actor-Critic [72.35307086274912]
  High-dimension parameter model and large-scale mathematical calculation restrict execution efficiency, especially for Internet of Things (IoT) devices. We propose a new Deep Reinforcement Learning (DRL)-Soft Actor Critic for discrete (SAC-d), which generates the emphexit point, emphexit point, and emphcompressing bits by soft policy iterations. Based on the latency and accuracy aware reward design, such an computation can well adapt to the complex environment like dynamic wireless channel and arbitrary processing, and is capable of supporting the 5G URL
  arXiv  Detail & Related papers  (2022-01-09T09:31:50Z)

This list is automatically generated from the titles and abstracts of the papers in this site.

This site does not guarantee the quality of this site (including all information) and is not responsible for any consequences.