Optimal operating temperature for industry-compatible silicon spin quantum computing: colder is not necessarily better

• URL: http://arxiv.org/abs/2607.11846v1
• Date: Mon, 13 Jul 2026 17:35:53 GMT
• Title: Optimal operating temperature for industry-compatible silicon spin quantum computing: colder is not necessarily better
• Abstract summary: scaling to useful fault-tolerant processors will likely generate thermal loads that exceed the cooling power available at millikelvin temperatures.<n>We show that a finite optimal operating temperature exists and is strongly influenced by a crossover temperature near 1 K in current devices.<n>These results connect device-level fidelity limitations to system-level power requirements, providing design guidelines for large-scale silicon quantum computers.
• Score: 0.12528091479448752
• License: http://creativecommons.org/licenses/by-nc-nd/4.0/
• Abstract: Silicon spin qubits are a leading candidate for large-scale quantum computing owing to their compatibility with semiconductor manufacturing. However, scaling to useful fault-tolerant processors will likely generate thermal loads that exceed the cooling power available at millikelvin temperatures. Raising the operating temperature eases cooling requirements but reduces gate fidelity, increasing the overhead of quantum error correction. Identifying the operating temperature that minimizes total power consumption is therefore a key challenge for commercially viable quantum computers. Here, we use gate set tomography to benchmark two-qubit silicon chips fabricated in both industrial and academic environments over a range of temperatures. Elevated temperatures substantially shorten coherence times and increase gate and state-preparation-and-measurement infidelities. Based on these measurements, we develop a general power model for silicon quantum computers that combines cryogenic cooling requirements with error-correction overheads. We show that a finite optimal operating temperature exists and is strongly influenced by a crossover temperature near 1 K in current devices, above which gate fidelity degrades rapidly. These results connect device-level fidelity limitations to system-level power requirements, providing design guidelines for large-scale silicon quantum computers.

Related papers

• Integration and Resource Estimation of Cryoelectronics for Superconducting Fault-Tolerant Quantum Computers [0.0]
  Scaling superconducting quantum computers to the fault-tolerant regime calls for a commensurate scaling of the classical control and readout stack.<n>FTQCs will likely adopt a heterogeneous quantum-classical architecture that places selected electronics at cryogenic stages to curb wiring and thermal-load overheads.<n>This review distills key requirements, surveys representative room-temperature and cryogenic approaches, and provides a transparent first-order accounting framework for cryoelectronics.
  arXiv  Detail & Related papers  (2026-01-07T13:42:21Z)
• Cryogenic Performance Evaluation of Commercial SP4T Microelectromechanical Switch for Quantum Computing Applications [4.191261372459387]
  This paper investigates the viability of commercial microelectromechanical system (MEMS) switches for cryogenic multiplexers in large-scale quantum computing systems.<n>MEMS switches exhibit improved on-resistance, lower operating voltage, and superior RF performance at cryogenic temperatures, with reliable operation over 100 million cycles.
  arXiv  Detail & Related papers  (2025-07-17T23:33:18Z)
• Thermodynamic limitations on fault-tolerant quantum computing [0.0]
  We introduce a model that characterizes heat generation and dissipation for arrays of qubits weakly coupled to a refrigerator.<n>We find that current experimental parameters place the system in the bounded-error phase.<n>Our results indicate that, while inherent heating can become significant, this thermodynamic constraint should not limit scalable fault tolerance if current hardware capabilities are maintained as systems scale.
  arXiv  Detail & Related papers  (2024-11-19T19:00:05Z)
• Cryogenic Control and Readout Integrated Circuits for Solid-State Quantum Computing [44.99833362998488]
  cryogenic integrated circuits (ICs) have emerged as potential alternatives to room-temperature electronics. operating at cryogenic temperatures can suppress electronic noise and improve qubit control fidelity. For CMOS ICs specifically, circuit design uncertainties arise due to a lack of reliable models for cryogenic field effect transistors.
  arXiv  Detail & Related papers  (2024-10-21T11:15:45Z)
• Limits for coherent optical control of quantum emitters in layered materials [49.596352607801784]
  coherent control of a two-level system is among the most essential challenges in modern quantum optics. We use a mechanically isolated quantum emitter in hexagonal boron nitride to explore the individual mechanisms which affect the coherence of an optical transition under resonant drive. New insights on the underlying physical decoherence mechanisms reveals a limit in temperature until which coherent driving of the system is possible.
  arXiv  Detail & Related papers  (2023-12-18T10:37:06Z)
• Inter-temperature Bandwidth Reduction in Cryogenic QAOA Machines [3.1758429733939253]
  The bandwidth limit between cryogenic and room-temperature environments is a critical bottleneck in superconducting quantum computers. This paper presents the first trial of algorithm-aware system-level optimization to solve this issue.
  arXiv  Detail & Related papers  (2023-10-02T20:51:53Z)
• Fast Flux-Activated Leakage Reduction for Superconducting Quantum Circuits [84.60542868688235]
  leakage out of the computational subspace arising from the multi-level structure of qubit implementations. We present a resource-efficient universal leakage reduction unit for superconducting qubits using parametric flux modulation. We demonstrate that using the leakage reduction unit in repeated weight-two stabilizer measurements reduces the total number of detected errors in a scalable fashion.
  arXiv  Detail & Related papers  (2023-09-13T16:21:32Z)
• Quantum thermodynamic methods to purify a qubit on a quantum processing unit [68.8204255655161]
  We report on a quantum thermodynamic method to purify a qubit on a quantum processing unit equipped with identical qubits. Our starting point is a three qubit design that emulates the well known two qubit swap engine. We implement it on a publicly available superconducting qubit based QPU, and observe a purification capability down to 200 mK.
  arXiv  Detail & Related papers  (2022-01-31T16:13:57Z)
• A scalable helium gas cooling system for trapped-ion applications [51.715517570634994]
  A modular cooling system is presented for use with multiple ion-trapping experiments simultaneously. The cooling system is expected to deliver a net cooling power of 111 W at 70 K to up to four experiments.
  arXiv  Detail & Related papers  (2021-06-14T16:37:54Z)
• Millikelvin temperature cryo-CMOS multiplexer for scalable quantum device characterisation [44.07593636917153]
  Quantum computers based on solid state qubits have been a subject of rapid development in recent years. Currently, each quantum device is controlled and characterised though a dedicated signal line between room temperature and base temperature of a dilution refrigerator. This approach is not scalable and is currently limiting the development of large-scale quantum system integration and quantum device characterisation.
  arXiv  Detail & Related papers  (2020-11-23T16:22:15Z)

This list is automatically generated from the titles and abstracts of the papers in this site.

This site does not guarantee the quality of this site (including all information) and is not responsible for any consequences.