X-Z Round Scheduling for the Surface Code with Defects under Biased Noise

• URL: http://arxiv.org/abs/2608.05518v1
• Date: Thu, 06 Aug 2026 01:46:14 GMT
• Title: X-Z Round Scheduling for the Surface Code with Defects under Biased Noise
• Abstract summary: Fault-tolerant Quantum Computing relies on Quantum Error Correction (QEC) codes that encode logical qubits across many physical qubits to detect and correct errors.<n>The fabrication of solid-state quantum processors introduces hardware defects, resulting in defective qubits and couplers that must be discarded.<n>We investigate the optimal $X$-to-$Z$ checks round-scheduling ratio under biased noise systems.
• Score: 1.6832709987512862
• License: http://creativecommons.org/licenses/by/4.0/
• Abstract: Fault-tolerant Quantum Computing (FTQC) relies on Quantum Error Correction (QEC) codes that encode logical qubits across many physical qubits to detect and correct errors. The surface code is among the most widely studied codes due to its high error threshold, the existence of efficient decoders, and hardware-friendly properties: a planar, two-dimensional layout with nearest-neighbor connectivity. In practice, however, the fabrication of solid-state quantum processors introduces hardware defects, resulting in defective qubits and couplers that must be discarded. Adapting the surface code to these defects often requires measuring the $X$- and $Z$-type checks in separate rounds rather than simultaneously. In this work, we investigate the optimal $X$-to-$Z$ checks round-scheduling ratio under biased noise systems. Our results characterize how key architectural parameters, such as noise bias, code distance, and defect rate, impact the logical error rate. We provide insights into how to determine the optimal scheduling ratio directly from device calibration data, enabling manufacturers to maximize performance without extensive simulations. Our approach reduces the logical error rate by up to $4.25\times$ at a $1\%$ defect rate and up to $8.46\times$ at a $2\%$ defect rate for a distance-$13$ surface code under moderately biased noise. Furthermore, we demonstrate that the benefits of round-scheduling extend beyond the defective-hardware setting. In biased-noise architectures subject to CNOT crosstalk, separating $X$ and $Z$ measurement rounds yields up to $4.5\times$ reduction in logical error rate.

Related papers

• The Gain-Engineered Transmon [68.89136228609398]
  We introduce and experimentally realize a noise-biased qubit in a standard transmon-readout resonator circuit.<n>Our results open a path towards using this system as a simple building-block for hardware-efficient quantum error detection and correction schemes.
  arXiv  Detail & Related papers  (2026-08-26T17:00:42Z)
• Co-Designing Error Mitigation and Error Detection for Logical Qubits [0.6100263509208005]
  Near-term quantum workloads demand error management.<n>QED encodes logical qubits and discards error-flagged runs.<n>PEC can correct these in software, but at exponential cost in noise strength.
  arXiv  Detail & Related papers  (2026-04-21T18:00:02Z)
• Enhancing Fault-Tolerant Surface Code Decoding with Iterative Lattice Reweighting [12.330043396100635]
  We introduce the Iterative Reweighting Minimum-Weight Perfect Matching (IRMWPM) decoder.<n>We show that IRMWPM reduces logical error rates by over 20x with only a few distances.<n>It also raises the accuracy threshold from 1% to 1.16%, making it practical for near-term real-time decoding.
  arXiv  Detail & Related papers  (2025-09-08T14:45:59Z)
• Demonstrating dynamic surface codes [118.67046728951689]
  We experimentally demonstrate three time-dynamic implementations of the surface code.<n>First, we embed the surface code on a hexagonal lattice, reducing the necessary couplings per qubit from four to three.<n>Second, we walk a surface code, swapping the role of data and measure qubits each round, achieving error correction with built-in removal of accumulated non-computational errors.<n>Third, we realize the surface code using iSWAP gates instead of the traditional CNOT, extending the set of viable gates for error correction without additional overhead.
  arXiv  Detail & Related papers  (2024-12-18T21:56:50Z)
• Quantum error correction below the surface code threshold [107.92016014248976]
  Quantum error correction provides a path to reach practical quantum computing by combining multiple physical qubits into a logical qubit. We present two surface code memories operating below a critical threshold: a distance-7 code and a distance-5 code integrated with a real-time decoder. Our results present device performance that, if scaled, could realize the operational requirements of large scale fault-tolerant quantum algorithms.
  arXiv  Detail & Related papers  (2024-08-24T23:08:50Z)
• DGR: Tackling Drifted and Correlated Noise in Quantum Error Correction via Decoding Graph Re-weighting [14.817445452647588]
  We propose an efficient decoding graph edge re-weighting strategy with no quantum overhead. DGR reduces the logical error rate by 3.6x on average-case noise mismatch with exceeding 5000x improvement under worst-case mismatch.
  arXiv  Detail & Related papers  (2023-11-27T18:26:16Z)
• Codesign of quantum error-correcting codes and modular chiplets in the presence of defects [3.9145409368937867]
  Fabrication errors pose a challenge in scaling up solid-state quantum devices to the sizes required for fault-tolerant applications. We simulate the surface code adapted to qubit arrays with arbitrarily distributed defects to find metrics that characterize how defects affect fidelity. We find that an optimal choice of chiplet size, based on the defect rate and target fidelity, is essential to limiting any additional error correction overhead due to defects.
  arXiv  Detail & Related papers  (2023-04-29T01:06:52Z)
• Hardware optimized parity check gates for superconducting surface codes [0.0]
  Error correcting codes use multi-qubit measurements to realize fault-tolerant quantum logic steps. We analyze an unconventional surface code based on multi-body interactions between superconducting transmon qubits. Despite the multi-body effects that underpin this approach, our estimates of logical faults suggest that this design can be at least as robust to realistic noise as conventional designs.
  arXiv  Detail & Related papers  (2022-11-11T18:00:30Z)
• Suppressing quantum errors by scaling a surface code logical qubit [147.2624260358795]
  We report the measurement of logical qubit performance scaling across multiple code sizes. Our system of superconducting qubits has sufficient performance to overcome the additional errors from increasing qubit number. Results mark the first experimental demonstration where quantum error correction begins to improve performance with increasing qubit number.
  arXiv  Detail & Related papers  (2022-07-13T18:00:02Z)
• Performance of surface codes in realistic quantum hardware [0.24466725954625884]
  Surface codes are generally studied based on the assumption that each of the qubits that make up the surface code lattice suffers noise that is independent and identically distributed (i.i.d.) We introduce independent non-identically distributed (i.ni.d.) noise model, a decoherence model that accounts for the non-uniform behaviour of the docoherence parameters of qubits. We consider and describe two methods which enhance the performance of planar codes under i.ni.d. noise.
  arXiv  Detail & Related papers  (2022-03-29T15:57:23Z)
• Improved decoding of circuit noise and fragile boundaries of tailored surface codes [61.411482146110984]
  We introduce decoders that are both fast and accurate, and can be used with a wide class of quantum error correction codes. Our decoders, named belief-matching and belief-find, exploit all noise information and thereby unlock higher accuracy demonstrations of QEC. We find that the decoders led to a much higher threshold and lower qubit overhead in the tailored surface code with respect to the standard, square surface code.
  arXiv  Detail & Related papers  (2022-03-09T18:48:54Z)
• Exponential suppression of bit or phase flip errors with repetitive error correction [56.362599585843085]
  State-of-the-art quantum platforms typically have physical error rates near $10-3$. Quantum error correction (QEC) promises to bridge this divide by distributing quantum logical information across many physical qubits. We implement 1D repetition codes embedded in a 2D grid of superconducting qubits which demonstrate exponential suppression of bit or phase-flip errors.
  arXiv  Detail & Related papers  (2021-02-11T17:11:20Z)

This list is automatically generated from the titles and abstracts of the papers in this site.

This site does not guarantee the quality of this site (including all information) and is not responsible for any consequences.